@@ -385,14 +385,15 @@ static __initconst const u64 westmere_hw_cache_event_ids
385
385
#define NHM_LOCAL_DRAM (1 << 14)
386
386
#define NHM_NON_DRAM (1 << 15)
387
387
388
- #define NHM_ALL_DRAM (NHM_REMOTE_DRAM|NHM_LOCAL_DRAM)
388
+ #define NHM_LOCAL (NHM_LOCAL_DRAM|NHM_REMOTE_CACHE_FWD)
389
+ #define NHM_REMOTE (NHM_REMOTE_DRAM)
389
390
390
391
#define NHM_DMND_READ (NHM_DMND_DATA_RD)
391
392
#define NHM_DMND_WRITE (NHM_DMND_RFO|NHM_DMND_WB)
392
393
#define NHM_DMND_PREFETCH (NHM_PF_DATA_RD|NHM_PF_DATA_RFO)
393
394
394
395
#define NHM_L3_HIT (NHM_UNCORE_HIT|NHM_OTHER_CORE_HIT_SNP|NHM_OTHER_CORE_HITM)
395
- #define NHM_L3_MISS (NHM_NON_DRAM|NHM_ALL_DRAM |NHM_REMOTE_CACHE_FWD)
396
+ #define NHM_L3_MISS (NHM_NON_DRAM|NHM_LOCAL_DRAM|NHM_REMOTE_DRAM |NHM_REMOTE_CACHE_FWD)
396
397
#define NHM_L3_ACCESS (NHM_L3_HIT|NHM_L3_MISS)
397
398
398
399
static __initconst const u64 nehalem_hw_cache_extra_regs
@@ -416,16 +417,16 @@ static __initconst const u64 nehalem_hw_cache_extra_regs
416
417
},
417
418
[ C (NODE ) ] = {
418
419
[ C (OP_READ ) ] = {
419
- [ C (RESULT_ACCESS ) ] = NHM_DMND_READ |NHM_ALL_DRAM ,
420
- [ C (RESULT_MISS ) ] = NHM_DMND_READ |NHM_REMOTE_DRAM ,
420
+ [ C (RESULT_ACCESS ) ] = NHM_DMND_READ |NHM_LOCAL | NHM_REMOTE ,
421
+ [ C (RESULT_MISS ) ] = NHM_DMND_READ |NHM_REMOTE ,
421
422
},
422
423
[ C (OP_WRITE ) ] = {
423
- [ C (RESULT_ACCESS ) ] = NHM_DMND_WRITE |NHM_ALL_DRAM ,
424
- [ C (RESULT_MISS ) ] = NHM_DMND_WRITE |NHM_REMOTE_DRAM ,
424
+ [ C (RESULT_ACCESS ) ] = NHM_DMND_WRITE |NHM_LOCAL | NHM_REMOTE ,
425
+ [ C (RESULT_MISS ) ] = NHM_DMND_WRITE |NHM_REMOTE ,
425
426
},
426
427
[ C (OP_PREFETCH ) ] = {
427
- [ C (RESULT_ACCESS ) ] = NHM_DMND_PREFETCH |NHM_ALL_DRAM ,
428
- [ C (RESULT_MISS ) ] = NHM_DMND_PREFETCH |NHM_REMOTE_DRAM ,
428
+ [ C (RESULT_ACCESS ) ] = NHM_DMND_PREFETCH |NHM_LOCAL | NHM_REMOTE ,
429
+ [ C (RESULT_MISS ) ] = NHM_DMND_PREFETCH |NHM_REMOTE ,
429
430
},
430
431
},
431
432
};
0 commit comments