"Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on ..."

Yao-Ming Kuo et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TAES.2023.3266314

access: closed

type: Journal Article

metadata version: 2023-10-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/taes/KuoFGRM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taes/KuoFGRM23
Yao-Ming Kuo, Mark F. Flanagan, Francisco Garcia-Herrero, Oscar Ruano, Juan Antonio Maestro:
Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension. IEEE Trans. Aerosp. Electron. Syst. 59(5): 5835-5846 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.