"High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell."

Jyoti Kandpal et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2020.2983850

access: closed

type: Journal Article

metadata version: 2022-01-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/KandpalTAS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/KandpalTAS20
Jyoti Kandpal, Abhishek Tomar, Mayur Agarwal, Kamal Kumar Sharma:
High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell. IEEE Trans. Very Large Scale Integr. Syst. 28(6): 1413-1422 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.