Skip to main content
Springer Nature Link
Log in

Multichannel High-Speed Data Caching System on FPGA for RAID Storage

  • Conference paper
  • First Online:
Communications, Signal Processing, and Systems (CSPS 2018)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 517))

Abstract

Channelization RAID storage system requests multichannel data transmission and high transmission bandwidth. We design a data caching system which is inserted between fore-end data source interface and the back-end RAID interface on a FPGA implementation. The caching system uses DDR3 as the external memory because of its large storage capacity and high storage rate. It uses a special channel management system and only needs three clock cycles to complete the read–write scheduling of different channels. The caching system provides the AXI4-Lite interface, so it can be dynamically configured by the AXI4-Lite bus. After testing, the caching system can satisfy the request of multichannel storage task.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
€32.70 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
EUR 29.95
Price includes VAT (France)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
EUR 128.39
Price includes VAT (France)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
EUR 168.79
Price includes VAT (France)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
EUR 232.09
Price includes VAT (France)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. JEDEC Solid State Technology Association: DDR3 SDRAM Specification (JESD79-3A). In: JEDEC Standard. September, 2007

    Google Scholar 

  2. Wang, B., Du, J., Bi, X., Tian, X.: High bandwidth memory interface design based on DDR3 SDRAM and FPGA. In: Soc Design Conference, pp. 253–254. IEEE (2016)

    Google Scholar 

  3. Xilinx. UG586: Zynq-7000 AP SoC and 7 Series Devices Memory Interface Solutions v4.2 User Guide. October 04, 2017

    Google Scholar 

  4. Jiao, S., Cheng, R.: Design of a DDR3 controller based on FPGA. Electron. Sci. Technol. 28(7), 41–43 (2015)

    Google Scholar 

  5. Ye, W., Li, H.: FPGA based DDR3 applications in a multichannel channelization data cache. In: International Symposium on Computational Intelligence and Design, pp. 54–57. IEEE (2017)

    Google Scholar 

  6. Xilinx. UG761: AXI Reference Guide v14.3. November 15, 2012

    Google Scholar 

  7. Ming, S., Zhao, Y., Lin, Q.: Design and optimization of DDR3 SDRAM controller based on FPGA. Electron. Sci. Technol. 29(11), 47–50 (2016)

    Google Scholar 

  8. Liu, S., Aseffa, D., Wu, C.: Performance considerations for writing data to solid-state drives. ICIC Express Lett. 10(3), 691–697 (2016)

    Google Scholar 

  9. Xilinx. WP469: Using the MicroBlaze Processor to Accelerate Cost-Sensitive Embedded System Development. June 06, 2016

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Information and Electronics, Beijing Institute of Technology, Beijing, China

    Haixin Wang, Xue Bai & Qiongzhi Wu

Authors
  1. Haixin Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Xue Bai
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Qiongzhi Wu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Qiongzhi Wu .

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering, University of Texas at Arlington, Arlington, TX, USA

    Qilian Liang

  2. School of Information and Communication Engineering, Dalian University of Technology, Dalian, China

    Xin Liu

  3. School of Information Science and Technology, Dalian Maritime University, Dalian, China

    Zhenyu Na

  4. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Wei Wang

  5. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Jiasong Mu

  6. College of Electronic and Communication Engineering, Tianjin Normal University, Tianjin, China

    Baoju Zhang

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Wang, H., Bai, X., Wu, Q. (2020). Multichannel High-Speed Data Caching System on FPGA for RAID Storage. In: Liang, Q., Liu, X., Na, Z., Wang, W., Mu, J., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2018. Lecture Notes in Electrical Engineering, vol 517. Springer, Singapore. https://doi.org/10.1007/978-981-13-6508-9_58

Download citation

  • DOI: https://doi.org/10.1007/978-981-13-6508-9_58

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-13-6507-2

  • Online ISBN: 978-981-13-6508-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation