A low-latency fine-grained dynamic shared cache management scheme for chip multi-processor | IEEE Conference Publication | IEEE Xplore