A high performance SEU-tolerant latch for nanoscale CMOS technology | IEEE Conference Publication | IEEE Xplore