Wednesday, September 18, 2024						
Start	End		General Sessions - Grand Victoria Conference AND EXHIBITION INDIA			
09:15	09:45	DVCon India 2024 Inauguration				Exhibit Areas
09:45	10:30	Vision Talk: Empowering Innovation: Harnessing Collective Wisdom across Tools, Processes, and People! Harry Foster, Siemens				
10:30	11:15	Industry Panel: Strengthening India's Fab Ecosystem: The Critical Role of the Design Community Moderator: Sumedha Limaye, Intel; Panelists: Ruchir Dixit, IESA; Pradeep CR, Ausdia; Surya Musunuri, Infineon; Venkatesh Narasimhan, Silicon Labs				
11:15	11:30	Tea Break & Networking				
Start	End	Track 1 - Grand Victoria B	Track 2 - Grand Victoria A	Track 3 - Robusta & Arabica	Track 4 - Brain Box	_
11:30	12:15	Tutorial 1A:	Tutorial 2A:	Short Workshop 3A_1:	Short Workshop 4A_1:	
12:15	13:00			Short Workshop 3A_2:	Short Workshop 4A_2:	
13:00	14:00	Lunch Break				EXHIBIT HOURS 11:00am t 7pm
14:00	14:30	Keynote: Al for Verification – Today's Reality Vs. Tomorrow's Promisedence Matt Graham, Cadence				
14:30	15:00	Keynote: The Future is Formal Ashish Darbari, Axiomise				
15:15	15:45	Keynote: Navigating the Future of Chip Design Verification in an Era of Rapid Semiconductor Innovation Apurva Kumar, Quest Global				
15:45	16:00	Tea Break & Networking				
16:00	16:45	Tutorial 1B:	Short Workshop 2B_1:	Short Workshop 3B_1:	Short Workshop 4B_1:	
16:45	17:30		Short Workshop 2B_2:	Short Workshop 3B_2:	Short Workshop 4B_2:	
17:30	17:45	Day 1 Closing Remarks				
17:45	19:00	Drinks & Networking				
19:00	19:10	DVCon India 2024 Awards Welcome - Tessolve				
19:10	20:00	Leadership Talk: Awake Thyself Arjun Devaiah, International Athlete & National Sprint Champion				
20:00	20:30	DVCon India 2024 Awards				
20:30	22:00	Dinner				

to

Thursday, September 19, 2024

Keynote: The Increasing Verification Horizon in the Era of Pervasive Intelligence

Vikas Gautam, Synopsys & Subrangshu Das, Google

Industry Panel: Building RISC-V Systems: An Indian Perspective

Neel Gala, Incore Semiconductor

Tea Break & Networking

Track 3 - Robusta & Arabica

Paper Session 3A:

Design Verification - SV & UVM

3A1:

3A2:

3A3:

Paper Session 3B:

3DIC/Chiplet

3B1:

3B2:

3B3:

Paper Session 3C:

Coverage/Performance

3C1:

3C2:

3C3:

Best Paper Awards & Closing

Lunch Break

Posters and Exhibitor Visit

Tea Break & Networking



Track 4 - Brain Box Paper Session 4A:

Mixed Signal Design &

Verification

4A1:

4A2:

4A3:

Paper Session 4B:

Low Power Design & Verif

4B1:

4B2:

4B3:

Paper Session 4C:

Functional Safety / RISC-V

4C1:

4C2:

4C3:

General Sessions - Grand Victoria

09:00 09:15

Start

09:45

10:15

11:00

Start

11:15

11:15

11:45

12:15

12:45

13:45

14:15

14:15

14:45

15:15

15:45

16:00

16:00

16:30

17:00

17:30

10:15

11:00

11:15

End

12:45

11:45

12:15

12:45

13:45

14:15

15:45

14:45

15:15

15:45

16:00

17:30

16:30

17:00

17:30

18:00

Track 1 - Grand Victoria B

Paper Session 1A:

Design & Architecture

1A1:

1A2:

1A3:

Paper Session 1B:

Design & Architecture

1B1:

1B2

1B3:

Paper Session 1C:

System/System C

1C1:

1C2:

1C2:

Welcome & TPC Update **Keynote:** Accelerated Infrastructure in an Al World Puneet Agarwal, Marvell

Track 2 - Grand Victoria A

Paper Session 2A:

Formal Verification

2A1:

2A2:

2A3:

Paper Session 2B:

Formal Verification

2B1:

2B2:

2B3:

Paper Session 2C:

Formal Verification

2C1:

2C2:

2C3:

CONFERENCE AND EXHIBITION

End 09:15 09:45

Track 5 - Marquis

Paper Session 5A:

Scenario

Generation/Usage

5A1:

5A2:

5A3:

Paper Session 5B:

Emulation

5B1:

5B2:

5B3:

Paper Session 5C:

Post Silicon

5C1:

5C2:

5C3:

EXHIBIT

Moderator: Subhra Kanti Das, Thales Panelists: Dr. Krishna Kumar Rao, CDAC; Sundar Haran, Western Digital; Srikanth Puvvada, Ola-Krutrim;

HOURS 9am to 6pm

POSTER

HOURS

11:00am

to 4:30pm