

## DVCon India 2024: Selected Posters List

<p><b>P1:315</b> - Design and Implementation of a Protocol-Agnostic Serial Bus Analyzer for Real-Time Waveform Debugging and Verification <i>Harshal Advane, Marvell</i></p>
<p><b>P2:1079</b> - Leveraging AI/ML Models for Enhanced VLSI Design and Verification <i>Ayush Jain and Sudha Jain, onsemi</i></p>
<p><b>P3:1946</b> - Framework for Automated Connectivity Checks for core and SOCs <i>Avinaba Tapadar, Akash Singh, Mohit Solanki, Raghu B R and Srobona Mitra, Qualcomm</i></p>
<p><b>P4:2432</b> - Methodology for SDF back annotated Gatesims for a Mixed signal IP <i>Saksham Soni, Nilay Desai and Amlan Chakrabarti, AMD</i></p>
<p><b>P5:3022</b> - A New Approach Of Hardware Verification Through Natural Language Queries <i>Priya Aggarwal, Samuel Katapur, Parth Bhatia, Viral Sharma and Nusrat Ali, TI</i></p>
<p><b>P6:3800</b> - Enhanced SoC DV Infrastructure for expediting multi-chiplet boot using Ndie Simulation <i>Vignesh Adiththan, Vinay Swargam, Ayush Agrawal, Harshal Kothari and Madhukar Ramegowda, Samsung</i></p>
<p><b>P7:3826</b> - An Efficient &amp; Effective way Power Integrity Signoff for Long RTL Vectors <i>Abhinav Gaur, Akhilesh Mishra, Love Gupta and Manmeet Singh, NXP</i></p>
<p><b>P8:4050</b> - Methodology for Efficient Fault Injection using Random Sampling <i>Vedant Garg, Prashantkumar Sonavane and James Kim, Synopsys, Samsung</i></p>
<p><b>P9:4121</b> - Optimised Technique for Implementation of IOL Test-Suite <i>Vatsal Jain, Krishna Raman Singh and Anmol Kathuria, Siemens</i></p>
<p><b>P10:4134</b> - Dynamically Configurable Generic Smart Interrupt Service Routine (ISR) Framework for Multi-Cluster 2.5D, 3DIC Chiplets <i>Padma Vutukuru, Lalithraj Mailappa and Sekhar Dangudubiyam, Samsung</i></p>
<p><b>P11:5391</b> - Digital Mixed Signal Verification Methodology for Highly Integrated Automotive RADAR SoC <i>Sainath Karlapalem, Atish Savale and Dheeraj B, NXP</i></p>
<p><b>P12:6284</b> - Generic Configurable Checker Architecture for functional verification accelerated with AI/ML <i>Chandana Nallangi and Pavitra Balasubramanian, NXP.</i></p>
<p><b>P13:6375</b> - Unleashing UCle verification by capturing complex AI dataloads using distributed and ndie simulations for multi-chiplet SoC <i>Harshal Kothari, Vinay Swargam, Jerin M Jose, Jasobanta Sahoo and Madhukar Ramegowda, SSIR</i></p>

**P14: 7039** - Automation of Glitch Checker Implementation on Various Design Interfaces/Boundaries

*Nikhila Pranavi Adari, NXP*

**P15: 7132** - Synergizing Functional Safety and Fault Simulation: Towards Robust and Reliable Systems in Safety-Critical SoCs

*Santosh Mahale and Shantanu Lele, Marvell*

**P16: 5342** - ML based regression accelerator

*Nikhil Singla, Pandithurai Sangaiyah and Rohit Jindal, GOOGLE*

**P17: 7968** - GEN AI based assertion code pattern generation

*Mrinal Kar, Yash Kumar, Rohit Kumar, Karthikeyan Sundaram, Sathish Kumar K, Manikandan S, Murthy Siriginedi Nvs and Sharan Basappa, HCL*