Skip to content

Commit f5c8aa3

Browse files
committed
Fix ARM compile
1 parent beb720a commit f5c8aa3

File tree

3 files changed

+6
-4
lines changed

3 files changed

+6
-4
lines changed

include/simdjson/arm64/bitmask.h

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -33,9 +33,8 @@ simdjson_really_inline uint64_t prefix_xor(uint64_t bitmask) {
3333
return bitmask;
3434
}
3535

36+
} // unnamed namespace
3637
} // namespace arm64
3738
} // namespace simdjson
38-
} // namespace simdjson
39-
SIMDJSON_UNTARGET_IMPLEMENTATION
4039

4140
#endif

include/simdjson/arm64/simd.h

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -256,6 +256,9 @@ simdjson_really_inline int8x16_t make_int8x16_t(int8_t x1, int8_t x2, int8_t x
256256
// sensible, but the AVX ISA makes this kind of approach difficult.
257257
template<typename L>
258258
simdjson_really_inline void compress(uint16_t mask, L * output) const {
259+
using internal::thintable_epi8;
260+
using internal::BitsSetTable256mul2;
261+
using internal::pshufb_combine_table;
259262
// this particular implementation was inspired by work done by @animetosho
260263
// we do it in two steps, first 8 bytes and then second 8 bytes
261264
uint8_t mask1 = uint8_t(mask); // least significant 8 bits

include/simdjson/haswell/intrinsics.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -41,11 +41,11 @@
4141
// has it as a macro.
4242
#ifndef _blsr_u64
4343
// we roll our own
44-
SIMDJSON_TARGET_IMPLEMENTATION
44+
SIMDJSON_TARGET_HASWELL
4545
static simdjson_really_inline uint64_t _blsr_u64(uint64_t n) {
4646
return (n - 1) & n;
4747
}
48-
SIMDJSON_UNTARGET_IMPLEMENTATION
48+
SIMDJSON_UNTARGET_REGION
4949
#endif // _blsr_u64
5050
#endif // SIMDJSON_CLANG_VISUAL_STUDIO
5151

0 commit comments

Comments
 (0)