@@ -5815,6 +5815,7 @@ enum punit_power_well {
5815
5815
#define TRANS_DDI_EDP_INPUT_A_ONOFF (4<<12)
5816
5816
#define TRANS_DDI_EDP_INPUT_B_ONOFF (5<<12)
5817
5817
#define TRANS_DDI_EDP_INPUT_C_ONOFF (6<<12)
5818
+ #define TRANS_DDI_DP_VC_PAYLOAD_ALLOC (1<<8)
5818
5819
#define TRANS_DDI_BFI_ENABLE (1<<4)
5819
5820
5820
5821
/* DisplayPort Transport Control */
@@ -5824,6 +5825,7 @@ enum punit_power_well {
5824
5825
#define DP_TP_CTL_ENABLE (1<<31)
5825
5826
#define DP_TP_CTL_MODE_SST (0<<27)
5826
5827
#define DP_TP_CTL_MODE_MST (1<<27)
5828
+ #define DP_TP_CTL_FORCE_ACT (1<<25)
5827
5829
#define DP_TP_CTL_ENHANCED_FRAME_ENABLE (1<<18)
5828
5830
#define DP_TP_CTL_FDI_AUTOTRAIN (1<<15)
5829
5831
#define DP_TP_CTL_LINK_TRAIN_MASK (7<<8)
@@ -5838,8 +5840,13 @@ enum punit_power_well {
5838
5840
#define DP_TP_STATUS_A 0x64044
5839
5841
#define DP_TP_STATUS_B 0x64144
5840
5842
#define DP_TP_STATUS (port ) _PORT(port, DP_TP_STATUS_A, DP_TP_STATUS_B)
5841
- #define DP_TP_STATUS_IDLE_DONE (1<<25)
5842
- #define DP_TP_STATUS_AUTOTRAIN_DONE (1<<12)
5843
+ #define DP_TP_STATUS_IDLE_DONE (1<<25)
5844
+ #define DP_TP_STATUS_ACT_SENT (1<<24)
5845
+ #define DP_TP_STATUS_MODE_STATUS_MST (1<<23)
5846
+ #define DP_TP_STATUS_AUTOTRAIN_DONE (1<<12)
5847
+ #define DP_TP_STATUS_PAYLOAD_MAPPING_VC2 (3 << 8)
5848
+ #define DP_TP_STATUS_PAYLOAD_MAPPING_VC1 (3 << 4)
5849
+ #define DP_TP_STATUS_PAYLOAD_MAPPING_VC0 (3 << 0)
5843
5850
5844
5851
/* DDI Buffer Control */
5845
5852
#define DDI_BUF_CTL_A 0x64000
0 commit comments