Skip to content

Commit 07d4510

Browse files
Jon Masonffainelli
authored andcommitted
dt-bindings: net: bgmac: add bindings documentation for bgmac
Signed-off-by: Jon Mason <jon.mason@broadcom.com> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
1 parent 29b4817 commit 07d4510

File tree

2 files changed

+48
-0
lines changed

2 files changed

+48
-0
lines changed
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
Broadcom AMAC Ethernet Controller Device Tree Bindings
2+
-------------------------------------------------------------
3+
4+
Required properties:
5+
- compatible: "brcm,amac" or "brcm,nsp-amac"
6+
- reg: Address and length of the GMAC registers,
7+
Address and length of the GMAC IDM registers
8+
- reg-names: Names of the registers. Must have both "amac_base" and
9+
"idm_base"
10+
- interrupts: Interrupt number
11+
12+
Optional properties:
13+
- mac-address: See ethernet.txt file in the same directory
14+
15+
Examples:
16+
17+
amac0: ethernet@18022000 {
18+
compatible = "brcm,nsp-amac";
19+
reg = <0x18022000 0x1000>,
20+
<0x18110000 0x1000>;
21+
reg-names = "amac_base", "idm_base";
22+
interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
23+
status = "disabled";
24+
};
Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
Broadcom GMAC Ethernet Controller Device Tree Bindings
2+
-------------------------------------------------------------
3+
4+
Required properties:
5+
- compatible: "brcm,bgmac-nsp"
6+
- reg: Address and length of the GMAC registers,
7+
Address and length of the GMAC IDM registers
8+
- reg-names: Names of the registers. Must have both "gmac_base" and
9+
"idm_base"
10+
- interrupts: Interrupt number
11+
12+
Optional properties:
13+
- mac-address: See ethernet.txt file in the same directory
14+
15+
Examples:
16+
17+
gmac0: ethernet@18022000 {
18+
compatible = "brcm,bgmac-nsp";
19+
reg = <0x18022000 0x1000>,
20+
<0x18110000 0x1000>;
21+
reg-names = "gmac_base", "idm_base";
22+
interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
23+
status = "disabled";
24+
};

0 commit comments

Comments
 (0)