Skip to content

Commit 0e7df1a

Browse files
jpirkodavem330
authored andcommitted
mlxsw: reg: Fix missing op field fill-up
Ralue pack function needs to set op, otherwise it is 0 for add always. Fixes: d5a1c74 ("mlxsw: reg: Add Router Algorithmic LPM Unicast Entry Register definition") Signed-off-by: Jiri Pirko <jiri@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>
1 parent a94a614 commit 0e7df1a

File tree

1 file changed

+1
-0
lines changed
  • drivers/net/ethernet/mellanox/mlxsw

1 file changed

+1
-0
lines changed

drivers/net/ethernet/mellanox/mlxsw/reg.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4010,6 +4010,7 @@ static inline void mlxsw_reg_ralue_pack(char *payload,
40104010
{
40114011
MLXSW_REG_ZERO(ralue, payload);
40124012
mlxsw_reg_ralue_protocol_set(payload, protocol);
4013+
mlxsw_reg_ralue_op_set(payload, op);
40134014
mlxsw_reg_ralue_virtual_router_set(payload, virtual_router);
40144015
mlxsw_reg_ralue_prefix_len_set(payload, prefix_len);
40154016
mlxsw_reg_ralue_entry_type_set(payload,

0 commit comments

Comments
 (0)