|
112 | 112 |
|
113 | 113 | &cpm_i2c0 {
|
114 | 114 | clock-frequency = <100000>;
|
| 115 | + pinctrl-names = "default"; |
| 116 | + pinctrl-0 = <&cpm_i2c0_pins>; |
115 | 117 | status = "okay";
|
116 | 118 | };
|
117 | 119 |
|
118 | 120 | &cpm_mdio {
|
| 121 | + pinctrl-names = "default"; |
| 122 | + pinctrl-0 = <&cpm_ge_mdio_pins>; |
119 | 123 | status = "okay";
|
120 | 124 |
|
121 | 125 | ge_phy: ethernet-phy@0 {
|
122 | 126 | reg = <0>;
|
123 | 127 | };
|
124 | 128 | };
|
125 | 129 |
|
| 130 | +&cpm_pinctrl { |
| 131 | + cpm_ge_mdio_pins: ge-mdio-pins { |
| 132 | + marvell,pins = "mpp32", "mpp34"; |
| 133 | + marvell,function = "ge"; |
| 134 | + }; |
| 135 | + cpm_i2c0_pins: i2c0-pins { |
| 136 | + marvell,pins = "mpp37", "mpp38"; |
| 137 | + marvell,function = "i2c0"; |
| 138 | + }; |
| 139 | + cpm_sdhci_pins: sdhci-pins { |
| 140 | + marvell,pins = "mpp55", "mpp56", "mpp57", "mpp58", "mpp59", |
| 141 | + "mpp60", "mpp61"; |
| 142 | + marvell,function = "sdio"; |
| 143 | + }; |
| 144 | +}; |
| 145 | + |
126 | 146 | &cpm_sata0 {
|
127 | 147 | /* CPM Lane 0 - U29 */
|
128 | 148 | status = "okay";
|
|
132 | 152 | /* U6 */
|
133 | 153 | broken-cd;
|
134 | 154 | bus-width = <4>;
|
| 155 | + pinctrl-names = "default"; |
| 156 | + pinctrl-0 = <&cpm_sdhci_pins>; |
135 | 157 | status = "okay";
|
136 | 158 | vqmmc-supply = <&v_3_3>;
|
137 | 159 | };
|
|
157 | 179 | phy-mode = "sgmii";
|
158 | 180 | };
|
159 | 181 |
|
| 182 | +&cps_pinctrl { |
| 183 | + cps_spi1_pins: spi1-pins { |
| 184 | + marvell,pins = "mpp12", "mpp13", "mpp14", "mpp15", "mpp16"; |
| 185 | + marvell,function = "spi1"; |
| 186 | + }; |
| 187 | +}; |
| 188 | + |
160 | 189 | &cps_sata0 {
|
161 | 190 | /* CPS Lane 1 - U32 */
|
162 | 191 | /* CPS Lane 3 - U31 */
|
163 | 192 | status = "okay";
|
164 | 193 | };
|
165 | 194 |
|
166 | 195 | &cps_spi1 {
|
| 196 | + pinctrl-names = "default"; |
| 197 | + pinctrl-0 = <&cps_spi1_pins>; |
167 | 198 | status = "okay";
|
168 | 199 |
|
169 | 200 | spi-flash@0 {
|
|
0 commit comments