Skip to content

Commit 37a61e4

Browse files
bijudashorms
bijudas
authored and
horms
committed
arm64: dts: renesas: r8a774a1: Add SYS-DMAC controller nodes
Add sys-dmac[0-2] device nodes for RZ/G2M (r8a774a1) SoC. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Reviewed-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
1 parent 70fd8b6 commit 37a61e4

File tree

1 file changed

+102
-0
lines changed

1 file changed

+102
-0
lines changed

‎arch/arm64/boot/dts/renesas/r8a774a1.dtsi

Lines changed: 102 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -144,6 +144,108 @@
144144
#power-domain-cells = <1>;
145145
};
146146

147+
dmac0: dma-controller@e6700000 {
148+
compatible = "renesas,dmac-r8a774a1",
149+
"renesas,rcar-dmac";
150+
reg = <0 0xe6700000 0 0x10000>;
151+
interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
152+
GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
153+
GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
154+
GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
155+
GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
156+
GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
157+
GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
158+
GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
159+
GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
160+
GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
161+
GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
162+
GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
163+
GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
164+
GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
165+
GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
166+
GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
167+
GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
168+
interrupt-names = "error",
169+
"ch0", "ch1", "ch2", "ch3",
170+
"ch4", "ch5", "ch6", "ch7",
171+
"ch8", "ch9", "ch10", "ch11",
172+
"ch12", "ch13", "ch14", "ch15";
173+
clocks = <&cpg CPG_MOD 219>;
174+
clock-names = "fck";
175+
power-domains = <&sysc 32>;
176+
resets = <&cpg 219>;
177+
#dma-cells = <1>;
178+
dma-channels = <16>;
179+
};
180+
181+
dmac1: dma-controller@e7300000 {
182+
compatible = "renesas,dmac-r8a774a1",
183+
"renesas,rcar-dmac";
184+
reg = <0 0xe7300000 0 0x10000>;
185+
interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
186+
GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
187+
GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
188+
GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
189+
GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
190+
GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
191+
GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
192+
GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
193+
GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
194+
GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
195+
GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
196+
GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
197+
GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
198+
GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
199+
GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
200+
GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
201+
GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
202+
interrupt-names = "error",
203+
"ch0", "ch1", "ch2", "ch3",
204+
"ch4", "ch5", "ch6", "ch7",
205+
"ch8", "ch9", "ch10", "ch11",
206+
"ch12", "ch13", "ch14", "ch15";
207+
clocks = <&cpg CPG_MOD 218>;
208+
clock-names = "fck";
209+
power-domains = <&sysc 32>;
210+
resets = <&cpg 218>;
211+
#dma-cells = <1>;
212+
dma-channels = <16>;
213+
};
214+
215+
dmac2: dma-controller@e7310000 {
216+
compatible = "renesas,dmac-r8a774a1",
217+
"renesas,rcar-dmac";
218+
reg = <0 0xe7310000 0 0x10000>;
219+
interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
220+
GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
221+
GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
222+
GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
223+
GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
224+
GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
225+
GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
226+
GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
227+
GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
228+
GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
229+
GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
230+
GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
231+
GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
232+
GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
233+
GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
234+
GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
235+
GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
236+
interrupt-names = "error",
237+
"ch0", "ch1", "ch2", "ch3",
238+
"ch4", "ch5", "ch6", "ch7",
239+
"ch8", "ch9", "ch10", "ch11",
240+
"ch12", "ch13", "ch14", "ch15";
241+
clocks = <&cpg CPG_MOD 217>;
242+
clock-names = "fck";
243+
power-domains = <&sysc 32>;
244+
resets = <&cpg 217>;
245+
#dma-cells = <1>;
246+
dma-channels = <16>;
247+
};
248+
147249
gic: interrupt-controller@f1010000 {
148250
compatible = "arm,gic-400";
149251
#interrupt-cells = <3>;

0 commit comments

Comments
 (0)