Skip to content

Commit 3f7c730

Browse files
sorenb-xlnxolofj
authored andcommitted
ARM: dts: zynq: Add SDHCI nodes
Add nodes for the Arasan SDHCI controller to Zynq dts files. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Olof Johansson <olof@lixom.net>
1 parent 4dd18ed commit 3f7c730

File tree

4 files changed

+32
-0
lines changed

4 files changed

+32
-0
lines changed

arch/arm/boot/dts/zynq-7000.dtsi

Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -102,6 +102,26 @@
102102
clock-names = "pclk", "hclk", "tx_clk";
103103
};
104104

105+
sdhci0: ps7-sdhci@e0100000 {
106+
compatible = "arasan,sdhci-8.9a";
107+
status = "disabled";
108+
clock-names = "clk_xin", "clk_ahb";
109+
clocks = <&clkc 21>, <&clkc 32>;
110+
interrupt-parent = <&intc>;
111+
interrupts = <0 24 4>;
112+
reg = <0xe0100000 0x1000>;
113+
} ;
114+
115+
sdhci1: ps7-sdhci@e0101000 {
116+
compatible = "arasan,sdhci-8.9a";
117+
status = "disabled";
118+
clock-names = "clk_xin", "clk_ahb";
119+
clocks = <&clkc 22>, <&clkc 33>;
120+
interrupt-parent = <&intc>;
121+
interrupts = <0 47 4>;
122+
reg = <0xe0101000 0x1000>;
123+
} ;
124+
105125
slcr: slcr@f8000000 {
106126
compatible = "xlnx,zynq-slcr";
107127
reg = <0xF8000000 0x1000>;

arch/arm/boot/dts/zynq-zc702.dts

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -34,6 +34,10 @@
3434
phy-mode = "rgmii";
3535
};
3636

37+
&sdhci0 {
38+
status = "okay";
39+
};
40+
3741
&uart1 {
3842
status = "okay";
3943
};

arch/arm/boot/dts/zynq-zc706.dts

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -35,6 +35,10 @@
3535
phy-mode = "rgmii";
3636
};
3737

38+
&sdhci0 {
39+
status = "okay";
40+
};
41+
3842
&uart1 {
3943
status = "okay";
4044
};

arch/arm/boot/dts/zynq-zed.dts

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -35,6 +35,10 @@
3535
phy-mode = "rgmii";
3636
};
3737

38+
&sdhci0 {
39+
status = "okay";
40+
};
41+
3842
&uart1 {
3943
status = "okay";
4044
};

0 commit comments

Comments
 (0)