Skip to content

Commit 468b8c4

Browse files
dlezcanodlezcano
committed
clockevents: rockchip: Add rockchip timer for rk3288
The rk3288 board uses the architected timers and these ones are shutdown when the cpu is powered down. There is a need of a broadcast timer in this case to ensure proper wakeup when the cpus are in sleep mode and a timer expires. This driver provides the basic timer functionnality as a backup for the local timers at sleep time. The timer belongs to the alive subsystem. It includes two programmables 64 bits timer channels but the driver only uses 32bits. It works with two operations mode: free running and user defined count. Programing sequence: 1. Timer initialization: * Disable the timer by writing '0' to the CONTROLREG register * Program the timer mode by writing the mode to the CONTROLREG register * Set the interrupt mask 2. Setting the count value: * Load the count value to the registers COUNT0 and COUNT1 (not used). 3. Enable the timer * Write '1' to the CONTROLREG register with the mode (free running or user) Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Reviewed-by: Heiko Stuebner <heiko@sntech.de>
1 parent 8d8bd7b commit 468b8c4

File tree

5 files changed

+204
-0
lines changed

5 files changed

+204
-0
lines changed

‎Documentation/devicetree/bindings/timer/rockchip,rk3288-timer.txt

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
Rockchip rk3288 timer
2+
3+
Required properties:
4+
- compatible: shall be "rockchip,rk3288-timer"
5+
- reg: base address of the timer register starting with TIMERS CONTROL register
6+
- interrupts: should contain the interrupts for Timer0
7+
- clocks : must contain an entry for each entry in clock-names
8+
- clock-names : must include the following entries:
9+
"timer", "pclk"
10+
11+
Example:
12+
timer: timer@ff810000 {
13+
compatible = "rockchip,rk3288-timer";
14+
reg = <0xff810000 0x20>;
15+
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
16+
clocks = <&xin24m>, <&cru PCLK_TIMER>;
17+
clock-names = "timer", "pclk";
18+
};

‎arch/arm/mach-rockchip/Kconfig

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -11,6 +11,7 @@ config ARCH_ROCKCHIP
1111
select HAVE_ARM_SCU if SMP
1212
select HAVE_ARM_TWD if SMP
1313
select DW_APB_TIMER_OF
14+
select ROCKCHIP_TIMER
1415
select ARM_GLOBAL_TIMER
1516
select CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK
1617
help

‎drivers/clocksource/Kconfig

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -26,6 +26,10 @@ config DW_APB_TIMER_OF
2626
select DW_APB_TIMER
2727
select CLKSRC_OF
2828

29+
config ROCKCHIP_TIMER
30+
bool
31+
select CLKSRC_OF
32+
2933
config ARMADA_370_XP_TIMER
3034
bool
3135
select CLKSRC_OF

‎drivers/clocksource/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,7 @@ obj-$(CONFIG_CLKBLD_I8253) += i8253.o
1212
obj-$(CONFIG_CLKSRC_MMIO) += mmio.o
1313
obj-$(CONFIG_DW_APB_TIMER) += dw_apb_timer.o
1414
obj-$(CONFIG_DW_APB_TIMER_OF) += dw_apb_timer_of.o
15+
obj-$(CONFIG_ROCKCHIP_TIMER) += rockchip_timer.o
1516
obj-$(CONFIG_CLKSRC_NOMADIK_MTU) += nomadik-mtu.o
1617
obj-$(CONFIG_CLKSRC_DBX500_PRCMU) += clksrc-dbx500-prcmu.o
1718
obj-$(CONFIG_ARMADA_370_XP_TIMER) += time-armada-370-xp.o

‎drivers/clocksource/rockchip_timer.c

Lines changed: 180 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,180 @@
1+
/*
2+
* Rockchip timer support
3+
*
4+
* Copyright (C) Daniel Lezcano <daniel.lezcano@linaro.org>
5+
*
6+
* This program is free software; you can redistribute it and/or modify
7+
* it under the terms of the GNU General Public License version 2 as
8+
* published by the Free Software Foundation.
9+
*/
10+
#include <linux/clk.h>
11+
#include <linux/clockchips.h>
12+
#include <linux/init.h>
13+
#include <linux/interrupt.h>
14+
#include <linux/of.h>
15+
#include <linux/of_address.h>
16+
#include <linux/of_irq.h>
17+
18+
#define TIMER_NAME "rk_timer"
19+
20+
#define TIMER_LOAD_COUNT0 0x00
21+
#define TIMER_LOAD_COUNT1 0x04
22+
#define TIMER_CONTROL_REG 0x10
23+
#define TIMER_INT_STATUS 0x18
24+
25+
#define TIMER_DISABLE 0x0
26+
#define TIMER_ENABLE 0x1
27+
#define TIMER_MODE_FREE_RUNNING (0 << 1)
28+
#define TIMER_MODE_USER_DEFINED_COUNT (1 << 1)
29+
#define TIMER_INT_UNMASK (1 << 2)
30+
31+
struct bc_timer {
32+
struct clock_event_device ce;
33+
void __iomem *base;
34+
u32 freq;
35+
};
36+
37+
static struct bc_timer bc_timer;
38+
39+
static inline struct bc_timer *rk_timer(struct clock_event_device *ce)
40+
{
41+
return container_of(ce, struct bc_timer, ce);
42+
}
43+
44+
static inline void __iomem *rk_base(struct clock_event_device *ce)
45+
{
46+
return rk_timer(ce)->base;
47+
}
48+
49+
static inline void rk_timer_disable(struct clock_event_device *ce)
50+
{
51+
writel_relaxed(TIMER_DISABLE, rk_base(ce) + TIMER_CONTROL_REG);
52+
dsb();
53+
}
54+
55+
static inline void rk_timer_enable(struct clock_event_device *ce, u32 flags)
56+
{
57+
writel_relaxed(TIMER_ENABLE | TIMER_INT_UNMASK | flags,
58+
rk_base(ce) + TIMER_CONTROL_REG);
59+
dsb();
60+
}
61+
62+
static void rk_timer_update_counter(unsigned long cycles,
63+
struct clock_event_device *ce)
64+
{
65+
writel_relaxed(cycles, rk_base(ce) + TIMER_LOAD_COUNT0);
66+
writel_relaxed(0, rk_base(ce) + TIMER_LOAD_COUNT1);
67+
dsb();
68+
}
69+
70+
static void rk_timer_interrupt_clear(struct clock_event_device *ce)
71+
{
72+
writel_relaxed(1, rk_base(ce) + TIMER_INT_STATUS);
73+
dsb();
74+
}
75+
76+
static inline int rk_timer_set_next_event(unsigned long cycles,
77+
struct clock_event_device *ce)
78+
{
79+
rk_timer_disable(ce);
80+
rk_timer_update_counter(cycles, ce);
81+
rk_timer_enable(ce, TIMER_MODE_USER_DEFINED_COUNT);
82+
return 0;
83+
}
84+
85+
static inline void rk_timer_set_mode(enum clock_event_mode mode,
86+
struct clock_event_device *ce)
87+
{
88+
switch (mode) {
89+
case CLOCK_EVT_MODE_PERIODIC:
90+
rk_timer_disable(ce);
91+
rk_timer_update_counter(rk_timer(ce)->freq / HZ - 1, ce);
92+
rk_timer_enable(ce, TIMER_MODE_FREE_RUNNING);
93+
break;
94+
case CLOCK_EVT_MODE_ONESHOT:
95+
case CLOCK_EVT_MODE_RESUME:
96+
break;
97+
case CLOCK_EVT_MODE_UNUSED:
98+
case CLOCK_EVT_MODE_SHUTDOWN:
99+
rk_timer_disable(ce);
100+
break;
101+
}
102+
}
103+
104+
static irqreturn_t rk_timer_interrupt(int irq, void *dev_id)
105+
{
106+
struct clock_event_device *ce = dev_id;
107+
108+
rk_timer_interrupt_clear(ce);
109+
110+
if (ce->mode == CLOCK_EVT_MODE_ONESHOT)
111+
rk_timer_disable(ce);
112+
113+
ce->event_handler(ce);
114+
115+
return IRQ_HANDLED;
116+
}
117+
118+
static void __init rk_timer_init(struct device_node *np)
119+
{
120+
struct clock_event_device *ce = &bc_timer.ce;
121+
struct clk *timer_clk;
122+
struct clk *pclk;
123+
int ret, irq;
124+
125+
bc_timer.base = of_iomap(np, 0);
126+
if (!bc_timer.base) {
127+
pr_err("Failed to get base address for '%s'\n", TIMER_NAME);
128+
return;
129+
}
130+
131+
pclk = of_clk_get_by_name(np, "pclk");
132+
if (IS_ERR(pclk)) {
133+
pr_err("Failed to get pclk for '%s'\n", TIMER_NAME);
134+
return;
135+
}
136+
137+
if (clk_prepare_enable(pclk)) {
138+
pr_err("Failed to enable pclk for '%s'\n", TIMER_NAME);
139+
return;
140+
}
141+
142+
timer_clk = of_clk_get_by_name(np, "timer");
143+
if (IS_ERR(timer_clk)) {
144+
pr_err("Failed to get timer clock for '%s'\n", TIMER_NAME);
145+
return;
146+
}
147+
148+
if (clk_prepare_enable(timer_clk)) {
149+
pr_err("Failed to enable timer clock\n");
150+
return;
151+
}
152+
153+
bc_timer.freq = clk_get_rate(timer_clk);
154+
155+
irq = irq_of_parse_and_map(np, 0);
156+
if (irq == NO_IRQ) {
157+
pr_err("Failed to map interrupts for '%s'\n", TIMER_NAME);
158+
return;
159+
}
160+
161+
ce->name = TIMER_NAME;
162+
ce->features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT;
163+
ce->set_next_event = rk_timer_set_next_event;
164+
ce->set_mode = rk_timer_set_mode;
165+
ce->irq = irq;
166+
ce->cpumask = cpumask_of(0);
167+
ce->rating = 250;
168+
169+
rk_timer_interrupt_clear(ce);
170+
rk_timer_disable(ce);
171+
172+
ret = request_irq(irq, rk_timer_interrupt, IRQF_TIMER, TIMER_NAME, ce);
173+
if (ret) {
174+
pr_err("Failed to initialize '%s': %d\n", TIMER_NAME, ret);
175+
return;
176+
}
177+
178+
clockevents_config_and_register(ce, bc_timer.freq, 1, UINT_MAX);
179+
}
180+
CLOCKSOURCE_OF_DECLARE(rk_timer, "rockchip,rk3288-timer", rk_timer_init);

0 commit comments

Comments
 (0)