Skip to content

Commit 4858f06

Browse files
Yauheni KaliutaFelipe Balbi
authored andcommitted
usb: musb: gadget: clear TXPKTRDY flag when set FLUSHFIFO
Fixes mis-use of MUSB's hardware feature where it won't flush FIFOs when TXPKTRDY flag was set before and we are flushing setting both FLUSHFIFO and TXPKTRDY. In other words, we need to ensure that when we try to flush FIFOs, we don't accidentaly set TXPKTRDY bit too due to a read-back of the register. The MUSB Programming Guide says "May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO". This is a situation where TXPKTRDY hasn't been set yet, but some data already loaded into the fifo. It looks, that if TXPKTRDY has been set before, and there is no loading in progress, but we set FLUSHFIFO with the TXPKTRDY, controller tries to use the same logic to abort loading and as the result just does nothing (because there is no packet been loaded currently) Signed-off-by: Yauheni Kaliuta <yauheni.kaliuta@nokia.com> [ balbi@ti.com : fixed one whitespace git complained about improved the commit log slightly ] Signed-off-by: Felipe Balbi <balbi@ti.com>
1 parent 72887c8 commit 4858f06

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

drivers/usb/musb/musb_gadget.c

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1524,6 +1524,12 @@ static void musb_gadget_fifo_flush(struct usb_ep *ep)
15241524
csr = musb_readw(epio, MUSB_TXCSR);
15251525
if (csr & MUSB_TXCSR_FIFONOTEMPTY) {
15261526
csr |= MUSB_TXCSR_FLUSHFIFO | MUSB_TXCSR_P_WZC_BITS;
1527+
/*
1528+
* Setting both TXPKTRDY and FLUSHFIFO makes controller
1529+
* to interrupt current FIFO loading, but not flushing
1530+
* the already loaded ones.
1531+
*/
1532+
csr &= ~MUSB_TXCSR_TXPKTRDY;
15271533
musb_writew(epio, MUSB_TXCSR, csr);
15281534
/* REVISIT may be inappropriate w/o FIFONOTEMPTY ... */
15291535
musb_writew(epio, MUSB_TXCSR, csr);

0 commit comments

Comments
 (0)