We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 92e963f commit 82b3aeaCopy full SHA for 82b3aea
Documentation/devicetree/bindings/spi/spi-xilinx.txt
@@ -0,0 +1,22 @@
1
+Xilinx SPI controller Device Tree Bindings
2
+-------------------------------------------------
3
+
4
+Required properties:
5
+- compatible : Should be "xlnx,xps-spi-2.00.a" or "xlnx,xps-spi-2.00.b"
6
+- reg : Physical base address and size of SPI registers map.
7
+- interrupts : Property with a value describing the interrupt
8
+ number.
9
+- interrupt-parent : Must be core interrupt controller
10
11
+Optional properties:
12
+- xlnx,num-ss-bits : Number of chip selects used.
13
14
+Example:
15
+ axi_quad_spi@41e00000 {
16
+ compatible = "xlnx,xps-spi-2.00.a";
17
+ interrupt-parent = <&intc>;
18
+ interrupts = <0 31 1>;
19
+ reg = <0x41e00000 0x10000>;
20
+ xlnx,num-ss-bits = <0x1>;
21
+ };
22
0 commit comments