Skip to content

Commit 85408f8

Browse files
Janek Kotasmartinkpetersen
authored andcommitted
scsi: dt-bindings: ufs: Add bindings for Cadence UFS
This patch adds a DT binding documentation for Cadence UFS Host Controller. Signed-off-by: Jan Kotas <jank@cadence.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>
1 parent 9e1e8a7 commit 85408f8

File tree

1 file changed

+31
-0
lines changed

1 file changed

+31
-0
lines changed
Lines changed: 31 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,31 @@
1+
* Cadence Universal Flash Storage (UFS) Controller
2+
3+
UFS nodes are defined to describe on-chip UFS host controllers.
4+
Each UFS controller instance should have its own node.
5+
Please see the ufshcd-pltfrm.txt for a list of all available properties.
6+
7+
Required properties:
8+
- compatible : Compatible list, contains the following controller:
9+
"cdns,ufshc"
10+
complemented with the JEDEC version:
11+
"jedec,ufs-2.0"
12+
13+
- reg : Address and length of the UFS register set.
14+
- interrupts : One interrupt mapping.
15+
- freq-table-hz : Clock frequency table.
16+
See the ufshcd-pltfrm.txt for details.
17+
- clocks : List of phandle and clock specifier pairs.
18+
- clock-names : List of clock input name strings sorted in the same
19+
order as the clocks property. "core_clk" is mandatory.
20+
Depending on a type of a PHY,
21+
the "phy_clk" clock can also be added, if needed.
22+
23+
Example:
24+
ufs@fd030000 {
25+
compatible = "cdns,ufshc", "jedec,ufs-2.0";
26+
reg = <0xfd030000 0x10000>;
27+
interrupts = <0 1 IRQ_TYPE_LEVEL_HIGH>;
28+
freq-table-hz = <0 0>, <0 0>;
29+
clocks = <&ufs_core_clk>, <&ufs_phy_clk>;
30+
clock-names = "core_clk", "phy_clk";
31+
};

0 commit comments

Comments
 (0)