|
367 | 367 | status = "disabled";
|
368 | 368 | };
|
369 | 369 |
|
| 370 | + can0: can@e6c30000 { |
| 371 | + compatible = "renesas,can-r8a7796", |
| 372 | + "renesas,rcar-gen3-can"; |
| 373 | + reg = <0 0xe6c30000 0 0x1000>; |
| 374 | + interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>; |
| 375 | + clocks = <&cpg CPG_MOD 916>, |
| 376 | + <&cpg CPG_CORE R8A7796_CLK_CANFD>, |
| 377 | + <&can_clk>; |
| 378 | + clock-names = "clkp1", "clkp2", "can_clk"; |
| 379 | + assigned-clocks = <&cpg CPG_CORE R8A7796_CLK_CANFD>; |
| 380 | + assigned-clock-rates = <40000000>; |
| 381 | + power-domains = <&sysc R8A7796_PD_ALWAYS_ON>; |
| 382 | + status = "disabled"; |
| 383 | + }; |
| 384 | + |
| 385 | + can1: can@e6c38000 { |
| 386 | + compatible = "renesas,can-r8a7796", |
| 387 | + "renesas,rcar-gen3-can"; |
| 388 | + reg = <0 0xe6c38000 0 0x1000>; |
| 389 | + interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>; |
| 390 | + clocks = <&cpg CPG_MOD 915>, |
| 391 | + <&cpg CPG_CORE R8A7796_CLK_CANFD>, |
| 392 | + <&can_clk>; |
| 393 | + clock-names = "clkp1", "clkp2", "can_clk"; |
| 394 | + assigned-clocks = <&cpg CPG_CORE R8A7796_CLK_CANFD>; |
| 395 | + assigned-clock-rates = <40000000>; |
| 396 | + power-domains = <&sysc R8A7796_PD_ALWAYS_ON>; |
| 397 | + status = "disabled"; |
| 398 | + }; |
| 399 | + |
370 | 400 | scif2: serial@e6e88000 {
|
371 | 401 | compatible = "renesas,scif-r8a7796",
|
372 | 402 | "renesas,rcar-gen3-scif", "renesas,scif";
|
|
0 commit comments