Skip to content

Commit ab8eb7d

Browse files
Eugeniy Paltsevvineetgarc
authored andcommitted
ARC: [plat-hsdk]: Add reset controller node to manage ethernet reset
DW ethernet controller on HSDK hangs sometimes after SW reset, so add reset node to make possible to reset DW ethernet controller HW. Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
1 parent edb40d7 commit ab8eb7d

File tree

2 files changed

+10
-0
lines changed

2 files changed

+10
-0
lines changed

arch/arc/boot/dts/hsdk.dts

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,7 @@
1212
/dts-v1/;
1313

1414
#include <dt-bindings/net/ti-dp83867.h>
15+
#include <dt-bindings/reset/snps,hsdk-reset.h>
1516

1617
/ {
1718
model = "snps,hsdk";
@@ -102,6 +103,12 @@
102103

103104
ranges = <0x00000000 0xf0000000 0x10000000>;
104105

106+
cgu_rst: reset-controller@8a0 {
107+
compatible = "snps,hsdk-reset";
108+
#reset-cells = <1>;
109+
reg = <0x8A0 0x4>, <0xFF0 0x4>;
110+
};
111+
105112
core_clk: core-clk@0 {
106113
compatible = "snps,hsdk-core-pll-clock";
107114
reg = <0x00 0x10>, <0x14B8 0x4>;
@@ -158,6 +165,8 @@
158165
clocks = <&gmacclk>;
159166
clock-names = "stmmaceth";
160167
phy-handle = <&phy0>;
168+
resets = <&cgu_rst HSDK_ETH_RESET>;
169+
reset-names = "stmmaceth";
161170

162171
mdio {
163172
#address-cells = <1>;

arch/arc/configs/hsdk_defconfig

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -63,6 +63,7 @@ CONFIG_MMC_SDHCI=y
6363
CONFIG_MMC_SDHCI_PLTFM=y
6464
CONFIG_MMC_DW=y
6565
# CONFIG_IOMMU_SUPPORT is not set
66+
CONFIG_RESET_HSDK=y
6667
CONFIG_EXT3_FS=y
6768
CONFIG_VFAT_FS=y
6869
CONFIG_TMPFS=y

0 commit comments

Comments
 (0)