@@ -412,8 +412,6 @@ vlv_update_plane(struct drm_plane *dplane, struct drm_crtc *crtc,
412
412
u32 sprctl ;
413
413
unsigned long sprsurf_offset , linear_offset ;
414
414
int pixel_size = drm_format_plane_cpp (fb -> pixel_format , 0 );
415
- u32 start_vbl_count ;
416
- bool atomic_update ;
417
415
418
416
sprctl = I915_READ (SPCNTR (pipe , plane ));
419
417
@@ -502,8 +500,6 @@ vlv_update_plane(struct drm_plane *dplane, struct drm_crtc *crtc,
502
500
linear_offset += src_h * fb -> pitches [0 ] + src_w * pixel_size ;
503
501
}
504
502
505
- atomic_update = intel_pipe_update_start (intel_crtc , & start_vbl_count );
506
-
507
503
intel_update_primary_plane (intel_crtc );
508
504
509
505
if (IS_CHERRYVIEW (dev ) && pipe == PIPE_B )
@@ -525,9 +521,6 @@ vlv_update_plane(struct drm_plane *dplane, struct drm_crtc *crtc,
525
521
sprsurf_offset );
526
522
527
523
intel_flush_primary_plane (dev_priv , intel_crtc -> plane );
528
-
529
- if (atomic_update )
530
- intel_pipe_update_end (intel_crtc , start_vbl_count );
531
524
}
532
525
533
526
static void
@@ -539,10 +532,6 @@ vlv_disable_plane(struct drm_plane *dplane, struct drm_crtc *crtc)
539
532
struct intel_crtc * intel_crtc = to_intel_crtc (crtc );
540
533
int pipe = intel_plane -> pipe ;
541
534
int plane = intel_plane -> plane ;
542
- u32 start_vbl_count ;
543
- bool atomic_update ;
544
-
545
- atomic_update = intel_pipe_update_start (intel_crtc , & start_vbl_count );
546
535
547
536
intel_update_primary_plane (intel_crtc );
548
537
@@ -553,9 +542,6 @@ vlv_disable_plane(struct drm_plane *dplane, struct drm_crtc *crtc)
553
542
554
543
intel_flush_primary_plane (dev_priv , intel_crtc -> plane );
555
544
556
- if (atomic_update )
557
- intel_pipe_update_end (intel_crtc , start_vbl_count );
558
-
559
545
intel_update_sprite_watermarks (dplane , crtc , 0 , 0 , 0 , false, false);
560
546
}
561
547
@@ -626,8 +612,6 @@ ivb_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
626
612
u32 sprctl , sprscale = 0 ;
627
613
unsigned long sprsurf_offset , linear_offset ;
628
614
int pixel_size = drm_format_plane_cpp (fb -> pixel_format , 0 );
629
- u32 start_vbl_count ;
630
- bool atomic_update ;
631
615
632
616
sprctl = I915_READ (SPRCTL (pipe ));
633
617
@@ -711,8 +695,6 @@ ivb_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
711
695
}
712
696
}
713
697
714
- atomic_update = intel_pipe_update_start (intel_crtc , & start_vbl_count );
715
-
716
698
intel_update_primary_plane (intel_crtc );
717
699
718
700
I915_WRITE (SPRSTRIDE (pipe ), fb -> pitches [0 ]);
@@ -735,9 +717,6 @@ ivb_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
735
717
i915_gem_obj_ggtt_offset (obj ) + sprsurf_offset );
736
718
737
719
intel_flush_primary_plane (dev_priv , intel_crtc -> plane );
738
-
739
- if (atomic_update )
740
- intel_pipe_update_end (intel_crtc , start_vbl_count );
741
720
}
742
721
743
722
static void
@@ -748,10 +727,6 @@ ivb_disable_plane(struct drm_plane *plane, struct drm_crtc *crtc)
748
727
struct intel_plane * intel_plane = to_intel_plane (plane );
749
728
struct intel_crtc * intel_crtc = to_intel_crtc (crtc );
750
729
int pipe = intel_plane -> pipe ;
751
- u32 start_vbl_count ;
752
- bool atomic_update ;
753
-
754
- atomic_update = intel_pipe_update_start (intel_crtc , & start_vbl_count );
755
730
756
731
intel_update_primary_plane (intel_crtc );
757
732
@@ -764,9 +739,6 @@ ivb_disable_plane(struct drm_plane *plane, struct drm_crtc *crtc)
764
739
765
740
intel_flush_primary_plane (dev_priv , intel_crtc -> plane );
766
741
767
- if (atomic_update )
768
- intel_pipe_update_end (intel_crtc , start_vbl_count );
769
-
770
742
/*
771
743
* Avoid underruns when disabling the sprite.
772
744
* FIXME remove once watermark updates are done properly.
@@ -845,8 +817,6 @@ ilk_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
845
817
unsigned long dvssurf_offset , linear_offset ;
846
818
u32 dvscntr , dvsscale ;
847
819
int pixel_size = drm_format_plane_cpp (fb -> pixel_format , 0 );
848
- u32 start_vbl_count ;
849
- bool atomic_update ;
850
820
851
821
dvscntr = I915_READ (DVSCNTR (pipe ));
852
822
@@ -921,8 +891,6 @@ ilk_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
921
891
linear_offset += src_h * fb -> pitches [0 ] + src_w * pixel_size ;
922
892
}
923
893
924
- atomic_update = intel_pipe_update_start (intel_crtc , & start_vbl_count );
925
-
926
894
intel_update_primary_plane (intel_crtc );
927
895
928
896
I915_WRITE (DVSSTRIDE (pipe ), fb -> pitches [0 ]);
@@ -940,9 +908,6 @@ ilk_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
940
908
i915_gem_obj_ggtt_offset (obj ) + dvssurf_offset );
941
909
942
910
intel_flush_primary_plane (dev_priv , intel_crtc -> plane );
943
-
944
- if (atomic_update )
945
- intel_pipe_update_end (intel_crtc , start_vbl_count );
946
911
}
947
912
948
913
static void
@@ -953,10 +918,6 @@ ilk_disable_plane(struct drm_plane *plane, struct drm_crtc *crtc)
953
918
struct intel_plane * intel_plane = to_intel_plane (plane );
954
919
struct intel_crtc * intel_crtc = to_intel_crtc (crtc );
955
920
int pipe = intel_plane -> pipe ;
956
- u32 start_vbl_count ;
957
- bool atomic_update ;
958
-
959
- atomic_update = intel_pipe_update_start (intel_crtc , & start_vbl_count );
960
921
961
922
intel_update_primary_plane (intel_crtc );
962
923
@@ -968,9 +929,6 @@ ilk_disable_plane(struct drm_plane *plane, struct drm_crtc *crtc)
968
929
969
930
intel_flush_primary_plane (dev_priv , intel_crtc -> plane );
970
931
971
- if (atomic_update )
972
- intel_pipe_update_end (intel_crtc , start_vbl_count );
973
-
974
932
/*
975
933
* Avoid underruns when disabling the sprite.
976
934
* FIXME remove once watermark updates are done properly.
0 commit comments