Skip to content

Commit ea5f9d1

Browse files
Shanker Donthineniwildea01
authored andcommitted
arm64: Define Falkor v1 CPU
Define the MIDR implementer and part number field values for the Qualcomm Datacenter Technologies Falkor processor version 1 in the usual manner. Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org> Signed-off-by: Christopher Covington <cov@codeaurora.org> Signed-off-by: Will Deacon <will.deacon@arm.com>
1 parent adbe7e2 commit ea5f9d1

File tree

1 file changed

+4
-0
lines changed

1 file changed

+4
-0
lines changed

arch/arm64/include/asm/cputype.h

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -74,6 +74,7 @@
7474
#define ARM_CPU_IMP_APM 0x50
7575
#define ARM_CPU_IMP_CAVIUM 0x43
7676
#define ARM_CPU_IMP_BRCM 0x42
77+
#define ARM_CPU_IMP_QCOM 0x51
7778

7879
#define ARM_CPU_PART_AEM_V8 0xD0F
7980
#define ARM_CPU_PART_FOUNDATION 0xD00
@@ -87,10 +88,13 @@
8788

8889
#define BRCM_CPU_PART_VULCAN 0x516
8990

91+
#define QCOM_CPU_PART_FALKOR_V1 0x800
92+
9093
#define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53)
9194
#define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57)
9295
#define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX)
9396
#define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX)
97+
#define MIDR_QCOM_FALKOR_V1 MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_FALKOR_V1)
9498

9599
#ifndef __ASSEMBLY__
96100

0 commit comments

Comments
 (0)