Skip to content

Commit ff63495

Browse files
lynxeye-devMarc Zyngier
authored andcommitted
dt-bindings/irq: Add binding for Freescale IRQSTEER multiplexer
This adds the DT binding for the Freescale IRQSTEER interrupt multiplexer found in the i.MX8 familiy SoCs. Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
1 parent da0abe1 commit ff63495

File tree

1 file changed

+34
-0
lines changed

1 file changed

+34
-0
lines changed
Lines changed: 34 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,34 @@
1+
Freescale IRQSTEER Interrupt multiplexer
2+
3+
Required properties:
4+
5+
- compatible: should be:
6+
- "fsl,imx8m-irqsteer"
7+
- "fsl,imx-irqsteer"
8+
- reg: Physical base address and size of registers.
9+
- interrupts: Should contain the parent interrupt line used to multiplex the
10+
input interrupts.
11+
- clocks: Should contain one clock for entry in clock-names
12+
see Documentation/devicetree/bindings/clock/clock-bindings.txt
13+
- clock-names:
14+
- "ipg": main logic clock
15+
- interrupt-controller: Identifies the node as an interrupt controller.
16+
- #interrupt-cells: Specifies the number of cells needed to encode an
17+
interrupt source. The value must be 1.
18+
- fsl,channel: The output channel that all input IRQs should be steered into.
19+
- fsl,irq-groups: Number of IRQ groups managed by this controller instance.
20+
Each group manages 64 input interrupts.
21+
22+
Example:
23+
24+
interrupt-controller@32e2d000 {
25+
compatible = "fsl,imx8m-irqsteer", "fsl,imx-irqsteer";
26+
reg = <0x32e2d000 0x1000>;
27+
interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
28+
clocks = <&clk IMX8MQ_CLK_DISP_APB_ROOT>;
29+
clock-names = "ipg";
30+
fsl,channel = <0>;
31+
fsl,irq-groups = <1>;
32+
interrupt-controller;
33+
#interrupt-cells = <1>;
34+
};

0 commit comments

Comments
 (0)