Skip to content

Commit 22850e6

Browse files
authored
Merge pull request adafruit#9308 from UnexpectedCircuitPython/um_feathers3_neo_90x
Add UM FeatherS3 Neo board support for 9.0.x
2 parents 1a3c471 + c5324c0 commit 22850e6

File tree

5 files changed

+209
-0
lines changed

5 files changed

+209
-0
lines changed
Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
// This file is part of the CircuitPython project: https://circuitpython.org
2+
//
3+
// SPDX-FileCopyrightText: Copyright (c) 2020 Scott Shawcroft for Adafruit Industries
4+
//
5+
// SPDX-License-Identifier: MIT
6+
7+
#include "supervisor/board.h"
8+
9+
// Use the MP_WEAK supervisor/shared/board.c versions of routines not defined here.
Lines changed: 29 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,29 @@
1+
// This file is part of the CircuitPython project: https://circuitpython.org
2+
//
3+
// SPDX-FileCopyrightText: Copyright (c) 2019 Scott Shawcroft for Adafruit Industries
4+
//
5+
// SPDX-License-Identifier: MIT
6+
7+
#pragma once
8+
9+
// Micropython setup
10+
11+
#define MICROPY_HW_BOARD_NAME "FeatherS3 Neo"
12+
#define MICROPY_HW_MCU_NAME "ESP32S3"
13+
14+
#define MICROPY_HW_NEOPIXEL (&pin_GPIO40)
15+
#define CIRCUITPY_STATUS_LED_POWER (&pin_GPIO39)
16+
17+
#define MICROPY_HW_LED_STATUS (&pin_GPIO13)
18+
19+
#define DEFAULT_I2C_BUS_SCL (&pin_GPIO9)
20+
#define DEFAULT_I2C_BUS_SDA (&pin_GPIO8)
21+
22+
#define DEFAULT_SPI_BUS_SCK (&pin_GPIO36)
23+
#define DEFAULT_SPI_BUS_MOSI (&pin_GPIO35)
24+
#define DEFAULT_SPI_BUS_MISO (&pin_GPIO37)
25+
26+
#define DEFAULT_UART_BUS_RX (&pin_GPIO44)
27+
#define DEFAULT_UART_BUS_TX (&pin_GPIO43)
28+
29+
// #define DOUBLE_TAP_PIN (&pin_GPIO47)
Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
USB_VID = 0x303A
2+
USB_PID = 0x81FC
3+
USB_PRODUCT = "FeatherS3 Neo"
4+
USB_MANUFACTURER = "UnexpectedMaker"
5+
6+
IDF_TARGET = esp32s3
7+
8+
CIRCUITPY_ESP_FLASH_SIZE = 8MB
9+
CIRCUITPY_ESP_FLASH_MODE = qio
10+
CIRCUITPY_ESP_FLASH_FREQ = 80m
11+
12+
CIRCUITPY_ESP_PSRAM_SIZE = 2MB
13+
CIRCUITPY_ESP_PSRAM_MODE = qio
14+
CIRCUITPY_ESP_PSRAM_FREQ = 80m
15+
16+
# Include these Python libraries in firmware.
17+
FROZEN_MPY_DIRS += $(TOP)/frozen/Adafruit_CircuitPython_NeoPixel
Lines changed: 139 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,139 @@
1+
// This file is part of the CircuitPython project: https://circuitpython.org
2+
//
3+
// SPDX-FileCopyrightText: Copyright (c) 2020 Scott Shawcroft for Adafruit
4+
// Industries
5+
//
6+
// SPDX-License-Identifier: MIT
7+
8+
#include "shared-bindings/board/__init__.h"
9+
10+
static const mp_rom_map_elem_t board_module_globals_table[] = {
11+
CIRCUITPYTHON_BOARD_DICT_STANDARD_ITEMS
12+
13+
{MP_ROM_QSTR(MP_QSTR_IO0), MP_ROM_PTR(&pin_GPIO0)},
14+
{MP_ROM_QSTR(MP_QSTR_D4), MP_ROM_PTR(&pin_GPIO0)},
15+
16+
{MP_ROM_QSTR(MP_QSTR_IO18), MP_ROM_PTR(&pin_GPIO18)},
17+
{MP_ROM_QSTR(MP_QSTR_A1), MP_ROM_PTR(&pin_GPIO18)},
18+
{MP_ROM_QSTR(MP_QSTR_D15), MP_ROM_PTR(&pin_GPIO18)},
19+
20+
{MP_ROM_QSTR(MP_QSTR_IO17), MP_ROM_PTR(&pin_GPIO17)},
21+
{MP_ROM_QSTR(MP_QSTR_A0), MP_ROM_PTR(&pin_GPIO17)},
22+
{MP_ROM_QSTR(MP_QSTR_D14), MP_ROM_PTR(&pin_GPIO17)},
23+
24+
{MP_ROM_QSTR(MP_QSTR_IO14), MP_ROM_PTR(&pin_GPIO14)},
25+
{MP_ROM_QSTR(MP_QSTR_A2), MP_ROM_PTR(&pin_GPIO14)},
26+
{MP_ROM_QSTR(MP_QSTR_D16), MP_ROM_PTR(&pin_GPIO14)},
27+
28+
{MP_ROM_QSTR(MP_QSTR_IO12), MP_ROM_PTR(&pin_GPIO12)},
29+
{MP_ROM_QSTR(MP_QSTR_A3), MP_ROM_PTR(&pin_GPIO12)},
30+
{MP_ROM_QSTR(MP_QSTR_D17), MP_ROM_PTR(&pin_GPIO12)},
31+
32+
{MP_ROM_QSTR(MP_QSTR_IO6), MP_ROM_PTR(&pin_GPIO6)},
33+
{MP_ROM_QSTR(MP_QSTR_A4), MP_ROM_PTR(&pin_GPIO6)},
34+
{MP_ROM_QSTR(MP_QSTR_D18), MP_ROM_PTR(&pin_GPIO6)},
35+
36+
{MP_ROM_QSTR(MP_QSTR_IO5), MP_ROM_PTR(&pin_GPIO5)},
37+
{MP_ROM_QSTR(MP_QSTR_A5), MP_ROM_PTR(&pin_GPIO5)},
38+
{MP_ROM_QSTR(MP_QSTR_D19), MP_ROM_PTR(&pin_GPIO5)},
39+
40+
{MP_ROM_QSTR(MP_QSTR_IO36), MP_ROM_PTR(&pin_GPIO36)},
41+
{MP_ROM_QSTR(MP_QSTR_SCK), MP_ROM_PTR(&pin_GPIO36)},
42+
{MP_ROM_QSTR(MP_QSTR_D25), MP_ROM_PTR(&pin_GPIO36)},
43+
44+
{MP_ROM_QSTR(MP_QSTR_IO35), MP_ROM_PTR(&pin_GPIO35)},
45+
{MP_ROM_QSTR(MP_QSTR_MOSI), MP_ROM_PTR(&pin_GPIO35)},
46+
{MP_ROM_QSTR(MP_QSTR_D24), MP_ROM_PTR(&pin_GPIO35)},
47+
48+
{MP_ROM_QSTR(MP_QSTR_IO37), MP_ROM_PTR(&pin_GPIO37)},
49+
{MP_ROM_QSTR(MP_QSTR_MISO), MP_ROM_PTR(&pin_GPIO37)},
50+
{MP_ROM_QSTR(MP_QSTR_D23), MP_ROM_PTR(&pin_GPIO37)},
51+
52+
{MP_ROM_QSTR(MP_QSTR_IO44), MP_ROM_PTR(&pin_GPIO44)},
53+
{MP_ROM_QSTR(MP_QSTR_D0), MP_ROM_PTR(&pin_GPIO44)},
54+
{MP_ROM_QSTR(MP_QSTR_RX), MP_ROM_PTR(&pin_GPIO44)},
55+
56+
{MP_ROM_QSTR(MP_QSTR_IO43), MP_ROM_PTR(&pin_GPIO43)},
57+
{MP_ROM_QSTR(MP_QSTR_D1), MP_ROM_PTR(&pin_GPIO43)},
58+
{MP_ROM_QSTR(MP_QSTR_TX), MP_ROM_PTR(&pin_GPIO43)},
59+
60+
// { MP_ROM_QSTR(MP_QSTR_IO42), MP_ROM_PTR(&pin_GPIO42) },
61+
// { MP_ROM_QSTR(MP_QSTR_D2), MP_ROM_PTR(&pin_GPIO42) },
62+
63+
{MP_ROM_QSTR(MP_QSTR_SDA), MP_ROM_PTR(&pin_GPIO8)},
64+
{MP_ROM_QSTR(MP_QSTR_IO8), MP_ROM_PTR(&pin_GPIO8)},
65+
{MP_ROM_QSTR(MP_QSTR_A11), MP_ROM_PTR(&pin_GPIO8)},
66+
{MP_ROM_QSTR(MP_QSTR_D21), MP_ROM_PTR(&pin_GPIO8)},
67+
68+
{MP_ROM_QSTR(MP_QSTR_SCL), MP_ROM_PTR(&pin_GPIO9)},
69+
{MP_ROM_QSTR(MP_QSTR_IO9), MP_ROM_PTR(&pin_GPIO9)},
70+
{MP_ROM_QSTR(MP_QSTR_A12), MP_ROM_PTR(&pin_GPIO9)},
71+
{MP_ROM_QSTR(MP_QSTR_D22), MP_ROM_PTR(&pin_GPIO9)},
72+
73+
{MP_ROM_QSTR(MP_QSTR_IO33), MP_ROM_PTR(&pin_GPIO33)},
74+
{MP_ROM_QSTR(MP_QSTR_D5), MP_ROM_PTR(&pin_GPIO33)},
75+
76+
{MP_ROM_QSTR(MP_QSTR_IO34), MP_ROM_PTR(&pin_GPIO34)},
77+
{MP_ROM_QSTR(MP_QSTR_D2), MP_ROM_PTR(&pin_GPIO34)},
78+
79+
{MP_ROM_QSTR(MP_QSTR_IO38), MP_ROM_PTR(&pin_GPIO38)},
80+
{MP_ROM_QSTR(MP_QSTR_D6), MP_ROM_PTR(&pin_GPIO38)},
81+
82+
{MP_ROM_QSTR(MP_QSTR_IO1), MP_ROM_PTR(&pin_GPIO1)},
83+
{MP_ROM_QSTR(MP_QSTR_D9), MP_ROM_PTR(&pin_GPIO1)},
84+
{MP_ROM_QSTR(MP_QSTR_A6), MP_ROM_PTR(&pin_GPIO1)},
85+
86+
{MP_ROM_QSTR(MP_QSTR_IO3), MP_ROM_PTR(&pin_GPIO3)},
87+
{MP_ROM_QSTR(MP_QSTR_D10), MP_ROM_PTR(&pin_GPIO3)},
88+
{MP_ROM_QSTR(MP_QSTR_A7), MP_ROM_PTR(&pin_GPIO3)},
89+
90+
{MP_ROM_QSTR(MP_QSTR_IO7), MP_ROM_PTR(&pin_GPIO7)},
91+
{MP_ROM_QSTR(MP_QSTR_D11), MP_ROM_PTR(&pin_GPIO7)},
92+
{MP_ROM_QSTR(MP_QSTR_A8), MP_ROM_PTR(&pin_GPIO7)},
93+
94+
{MP_ROM_QSTR(MP_QSTR_IO10), MP_ROM_PTR(&pin_GPIO10)},
95+
{MP_ROM_QSTR(MP_QSTR_D12), MP_ROM_PTR(&pin_GPIO10)},
96+
{MP_ROM_QSTR(MP_QSTR_A9), MP_ROM_PTR(&pin_GPIO10)},
97+
98+
{MP_ROM_QSTR(MP_QSTR_IO11), MP_ROM_PTR(&pin_GPIO11)},
99+
{MP_ROM_QSTR(MP_QSTR_D13), MP_ROM_PTR(&pin_GPIO11)},
100+
{MP_ROM_QSTR(MP_QSTR_A10), MP_ROM_PTR(&pin_GPIO11)},
101+
102+
// Blue LED
103+
{MP_ROM_QSTR(MP_QSTR_LED), MP_ROM_PTR(&pin_GPIO13)},
104+
105+
// Battery voltage sense pin
106+
{MP_ROM_QSTR(MP_QSTR_BATTERY), MP_ROM_PTR(&pin_GPIO2)},
107+
{MP_ROM_QSTR(MP_QSTR_VBAT), MP_ROM_PTR(&pin_GPIO2)},
108+
{MP_ROM_QSTR(MP_QSTR_VBAT_SENSE), MP_ROM_PTR(&pin_GPIO2)},
109+
{MP_ROM_QSTR(MP_QSTR_VOLTAGE_MONITOR), MP_ROM_PTR(&pin_GPIO2)},
110+
111+
// 5V present sense pin
112+
{MP_ROM_QSTR(MP_QSTR_VBUS), MP_ROM_PTR(&pin_GPIO15)},
113+
{MP_ROM_QSTR(MP_QSTR_VBUS_SENSE), MP_ROM_PTR(&pin_GPIO15)},
114+
115+
// Neopixel pins
116+
{MP_ROM_QSTR(MP_QSTR_NEOPIXEL), MP_ROM_PTR(&pin_GPIO40)},
117+
{MP_ROM_QSTR(MP_QSTR_NEOPIXEL_MATRIX), MP_ROM_PTR(&pin_GPIO16)},
118+
119+
// Ambient Light Sensor
120+
{MP_ROM_QSTR(MP_QSTR_IO4), MP_ROM_PTR(&pin_GPIO4)},
121+
{MP_ROM_QSTR(MP_QSTR_AMB), MP_ROM_PTR(&pin_GPIO4)},
122+
123+
// Second LDO Enable control - also used for matrix and status RGB LED
124+
{MP_ROM_QSTR(MP_QSTR_LDO2), MP_ROM_PTR(&pin_GPIO39)},
125+
{MP_ROM_QSTR(MP_QSTR_IO39), MP_ROM_PTR(&pin_GPIO39)},
126+
{MP_ROM_QSTR(MP_QSTR_NEOPIXEL_MATRIX_POWER), MP_ROM_PTR(&pin_GPIO39)},
127+
{MP_ROM_QSTR(MP_QSTR_NEOPIXEL_POWER), MP_ROM_PTR(&pin_GPIO39)},
128+
129+
// I2C
130+
{MP_ROM_QSTR(MP_QSTR_I2C), MP_ROM_PTR(&board_i2c_obj)},
131+
{MP_ROM_QSTR(MP_QSTR_STEMMA_I2C), MP_ROM_PTR(&board_i2c_obj)},
132+
133+
// SPI
134+
{MP_ROM_QSTR(MP_QSTR_SPI), MP_ROM_PTR(&board_spi_obj)},
135+
136+
// UART
137+
{MP_ROM_QSTR(MP_QSTR_UART), MP_ROM_PTR(&board_uart_obj)},
138+
};
139+
MP_DEFINE_CONST_DICT(board_module_globals, board_module_globals_table);
Lines changed: 15 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,15 @@
1+
#
2+
# Espressif IoT Development Framework Configuration
3+
#
4+
#
5+
# Component config
6+
#
7+
#
8+
# LWIP
9+
#
10+
CONFIG_LWIP_LOCAL_HOSTNAME="UMFeatherS3 Neo"
11+
# end of LWIP
12+
13+
# end of Component config
14+
15+
# end of Espressif IoT Development Framework Configuration

0 commit comments

Comments
 (0)