We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 614e254 + d381e49 commit 86ff4a1Copy full SHA for 86ff4a1
modules/core/src/arithm_simd.hpp
@@ -1724,8 +1724,8 @@ struct Div_SIMD<double>
1724
v_float64x2 res0 = f0 * v_scale / f2;
1725
v_float64x2 res1 = f1 * v_scale / f3;
1726
1727
- res0 = v_select(f0 == v_zero, v_zero, res0);
1728
- res1 = v_select(f1 == v_zero, v_zero, res1);
+ res0 = v_select(f2 == v_zero, v_zero, res0);
+ res1 = v_select(f3 == v_zero, v_zero, res1);
1729
1730
v_store(dst + x, res0);
1731
v_store(dst + x + 2, res1);
0 commit comments