Commits

Branch selector

 remove-tests

User selector

All users

Datepicker

All time

Commit History

Commits on Sep 5, 2016

• Remove generic debug tests.

  Show description for 73be8ba
  timsifive

  committed
  73be8ba

  Copy full SHA for 73be8ba

Commits on Sep 2, 2016

• Merge pull request #62 from riscv/trigger

  Show description for 3032e25
  aswaterman

  authored
  3032e25

  Copy full SHA for 3032e25

• Merge branch 'master' into trigger

  Show description for d49dd8b
  timsifive

  committed
  d49dd8b

  Copy full SHA for d49dd8b

• Rebuild debug ROM because CSR encoding changed.

  timsifive

  committed
  10d1bff

  Copy full SHA for 10d1bff

• Support triggers on TLB misses.

  timsifive

  committed
  2b390a9

  Copy full SHA for 2b390a9

Commits on Sep 1, 2016

• Theoretically support trigger timing.

  timsifive

  committed
  e464ab8

  Copy full SHA for e464ab8

Commits on Aug 31, 2016

• Rename tdata[0-2] to tdata[1-3].

  Show description for 84f5c41
  timsifive

  committed
  84f5c41

  Copy full SHA for 84f5c41

• Save/restore tselect. Set dmode.

  timsifive

  committed
  0bd33ed

  Copy full SHA for 0bd33ed

Commits on Aug 29, 2016

• Fix indent.

  timsifive

  committed
  6be7552

  Copy full SHA for 6be7552

• Rename tdata0--tdata2 to tdata1--tdata3.

  timsifive

  committed
  1a01326

  Copy full SHA for 1a01326

Commits on Aug 27, 2016

• Add (degenerate) performance counter facility

  

  Andrew Waterman

  committed
  e15a1f9

  Copy full SHA for e15a1f9

Commits on Aug 26, 2016

• Allow reads from tdrdata registers

  

  Andrew Waterman

  committed
  11ef82c

  Copy full SHA for 11ef82c

• partially update spike to newer debug spec

  

  Andrew Waterman

  committed
  bc49f60

  Copy full SHA for bc49f60

• Fix spike interactive (-d) mode

  

  Andrew Waterman

  committed
  c8149cb

  Copy full SHA for c8149cb

Commits on Aug 23, 2016

• remove HWBPCOUNT field of DCSR

  

  Andrew Waterman

  committed
  b3e6c1d

  Copy full SHA for b3e6c1d

Commits on Aug 22, 2016

• Implement address and data triggers.

  Show description for d6dae45
  timsifive

  committed
  d6dae45

  Copy full SHA for d6dae45

Commits on Aug 17, 2016

• Allow mstatus.MPP to store bad values; instead, validate on MRET

  Show description for 5e1d005
  

  Andrew Waterman

  committed
  5e1d005

  Copy full SHA for 5e1d005

Commits on Aug 16, 2016

• remove old rvc directory (#61)

  

  colinschmidt

  authored and

  aswaterman

  committed
  eb19d1c

  Copy full SHA for eb19d1c

Commits on Jul 28, 2016

• Add support for virtual priv register. (#59)

  Show description for 4fcc71e
  

  timsifive

  authored and

  aswaterman

  committed
  4fcc71e

  Copy full SHA for 4fcc71e

Commits on Jul 22, 2016

• Set U bit in misa register

  

  Andrew Waterman

  committed
  5daafcd

  Copy full SHA for 5daafcd

Commits on Jul 19, 2016

• Make address translation work in 32-bit. (#58)

  

  timsifive

  authored and

  aswaterman

  committed
  8a0e5d2

  Copy full SHA for 8a0e5d2

Commits on Jul 13, 2016

• Fix single step over csrw instructions. (#57)

  Show description for 75494f3
  

  timsifive

  authored and

  aswaterman

  committed
  75494f3

  Copy full SHA for 75494f3

Commits on Jul 12, 2016

• Don't treat RVC NOP as illegal instruction

  

  Andrew Waterman

  committed
  da0bc31

  Copy full SHA for da0bc31

• Fix page table walker not respecting valid bit

  

  Andrew Waterman

  committed
  1b797b1

  Copy full SHA for 1b797b1

Commits on Jul 6, 2016

• Update to new PTE format

  

  Andrew Waterman

  committed
  e10d2de

  Copy full SHA for e10d2de

Commits on Jul 1, 2016

• Remove debug printf that was cluttering up output.

  timsifive

  committed
  6f64a1f

  Copy full SHA for 6f64a1f

Commits on Jun 29, 2016

• Disassemble RVC instructions based on XLEN

  Show description for 03b8bad
  

  Andrew Waterman

  committed
  03b8bad

  Copy full SHA for 03b8bad

Commits on Jun 28, 2016

• Make gdbserver code work with small Debug RAM.

  timsifive

  committed
  9b960e9

  Copy full SHA for 9b960e9

• Support debugging 32-bit spike instances.

  timsifive

  committed
  d723c67

  Copy full SHA for d723c67

Commits on Jun 23, 2016

• Parameterize debug ROM contents on XLEN

  

  Andrew Waterman

  committed
  8861244

  Copy full SHA for 8861244

• Remove fence.i from debug ROM

  

  Andrew Waterman

  committed
  9655719

  Copy full SHA for 9655719

• Don't use I$ in debug mode

  Show description for 7b9cd3e
  

  Andrew Waterman

  committed
  7b9cd3e

  Copy full SHA for 7b9cd3e

• Remove legacy HTIF; implement HTIF directly

  

  Andrew Waterman

  committed
  036c908

  Copy full SHA for 036c908

• Fix paddr_bits computation prior to VM setup

  

  Andrew Waterman

  committed
  b7fb80c

  Copy full SHA for b7fb80c

Commits on Jun 18, 2016

• Merge sasid into sptbr

  

  Andrew Waterman

  committed
  03d4f02

  Copy full SHA for 03d4f02

Pagination

Previous

Next