Skip to content

Commit f8f2ac9

Browse files
bwidawskdanvet
authored andcommitted
drm/i915: Fix GT_MODE default value
I can't even find how I figured this might be needed anymore. But sure enough, the value I'm reading back on platforms doesn't match what the docs recommends. It seemed to fix Chris' GT1 in limited testing as well. Tested-by: Chris Wilson <chris@chris-wilson.co.uk> Cc: stable@vger.kernel.org Signed-off-by: Ben Widawsky <ben@bwidawsk.net> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
1 parent 95cb1b0 commit f8f2ac9

File tree

2 files changed

+8
-0
lines changed

2 files changed

+8
-0
lines changed

drivers/gpu/drm/i915/i915_reg.h

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -527,6 +527,9 @@
527527
# define VS_TIMER_DISPATCH (1 << 6)
528528
# define MI_FLUSH_ENABLE (1 << 12)
529529

530+
#define GEN6_GT_MODE 0x20d0
531+
#define GEN6_GT_MODE_HI (1 << 9)
532+
530533
#define GFX_MODE 0x02520
531534
#define GFX_MODE_GEN7 0x0229c
532535
#define RING_MODE_GEN7(ring) ((ring)->mmio_base+0x29c)

drivers/gpu/drm/i915/intel_pm.c

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3474,6 +3474,11 @@ static void gen6_init_clock_gating(struct drm_device *dev)
34743474
DISPPLANE_TRICKLE_FEED_DISABLE);
34753475
intel_flush_display_plane(dev_priv, pipe);
34763476
}
3477+
3478+
/* The default value should be 0x200 according to docs, but the two
3479+
* platforms I checked have a 0 for this. (Maybe BIOS overrides?) */
3480+
I915_WRITE(GEN6_GT_MODE, _MASKED_BIT_DISABLE(0xffff));
3481+
I915_WRITE(GEN6_GT_MODE, _MASKED_BIT_ENABLE(GEN6_GT_MODE_HI));
34773482
}
34783483

34793484
static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)

0 commit comments

Comments
 (0)