Skip to content

Commit 1e0974f

Browse files
adamgreigadamgreig
authored
Merge pull request #638 from stm32-rs/0.14
Prepare for v0.14.0 release
2 parents a75f1df + c5f7968 commit 1e0974f

File tree

3 files changed

+121
-5
lines changed

3 files changed

+121
-5
lines changed

‎CHANGELOG.md

Lines changed: 119 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -2,10 +2,106 @@
22

33
## [Unreleased]
44

5+
## [v0.14.0] 2021-10-02
6+
7+
Family-specific:
8+
9+
* F0:
10+
* Fix duplicated aliased registers WAIT/AUTDLY and DMAEN/DMA1EN (#538)
11+
* F3:
12+
* Mark HRTIM ISR FLT fields read-write (#592)
13+
* Fix reset value for FLASH OBR (#600)
14+
* F4:
15+
* Add FLASH and PLLR description for F446 (#533)
16+
* Add FLTR register to all I2C peripherals (#534)
17+
* Rename DSIHOST to DSI for F469 (#585)
18+
* Fix UART RCC enable/reset bits (#589)
19+
* Remove non-existant TIM8 from F401 (#633)
20+
* F7:
21+
* Strip DSI prefix from DSI registers (#585)
22+
* Fix reset value for RCC DCKCFGR (#600)
23+
* Fix all timer registers (#606)
24+
* Fix all SYSCFG registers (#612)
25+
* Fix all RCC registers (#613)
26+
* Fix all SDMMC registers (#620)
27+
* Fix CRC INIT and POL register offsets (#632)
28+
* L0:
29+
* Add L0x0 family (#505)
30+
* Fix TIM CNT, ARR, CCR register sizes (#581)
31+
* Fix RCC_CSR RMVF bit offset in L0x2 and L0x3 (#566)
32+
* L4:
33+
* Fix ADC SQR1.L name and description (#519)
34+
* Add missing APB1RSTR1.USBFSRST field for L4x3 (#526)
35+
* Fix AHB1 CRC bits for L4x3 (#517)
36+
* Add STM32L4R9 (#532)
37+
* Add SPI register descriptions (#535)
38+
* Strip DSI prefix from DSI registers (#585)
39+
* Fix RTC registers in L41x and L42x (#580)
40+
* Add USB_BCDR register, fix USB base address, and add USB interrupt (#580)
41+
* Add CRSEN to APB1ENR1 (#580)
42+
* Fix bit offset for CRC and USART bits in RCC (#571)
43+
* Fix LCD RAM_COM register size and arrayify (#552)
44+
* L5:
45+
* Fix TIM15 CCR2 address offset (#518)
46+
* H7:
47+
* Add WWDG field descriptions (#502)
48+
* Add DAC2AMEN to H7B3 (#500)
49+
* Add LTDC field descriptions (#512)
50+
* Fix FDCAN_TEST register to be writable (#574)
51+
* Update to latest ST SVDs and add H72x/H73x devices (#554)
52+
* Fix invalid patches to RCC registers (#615)
53+
* Fix and cluster DFSDM registers (#637)
54+
* Add SAI CR1 NOMCK alias bit to H743/753 and remove MCKEN (#640)
55+
* G0:
56+
* Update to new ST SVD release (#514)
57+
* G4:
58+
* Add I2C register definitions (#510)
59+
* Add USB BCDR register (#506)
60+
* Add GPIO register definitions (#531)
61+
* Add more descriptions for RCC (#528)
62+
* WB:
63+
* Enable in nightly releases (#509)
64+
* Fix ADC SQR1.L name and description (#519)
65+
* Add missing EXTI fields (#580)
66+
* Fix TIM16 CR1 (#580)
67+
* Rename ADC to ADC1, add new ADC_Common peripheral (#623)
68+
* Fix SYSCFG register offsets (#624)
69+
* Fixes for ADC, TIM16, and TIM17 (#625)
70+
* Rename EXTI10_15 and EXTI5_9 interrupts to EXTI15_10 and EXTI9_5 (#634)
71+
* Fix TIM2.CNT bit width (#635)
72+
* WL:
73+
* Update to new ST SVD release (#507)
74+
* Extensive patches and descriptions for WLE5, covering many peripherals (#559)
75+
* Unify EXTI.IMRx for WLE5 to match dual-core parts (#590)
76+
* Fix EXTI14 enumerated values (#599)
77+
* Add register descriptions for dual-core variants (#628)
78+
* MP:
79+
* Strip DSI prefix from DSI registers (#585)
80+
* Add initial support for STM32MP153 device (#614)
81+
582
Common:
683

84+
* Many devices using USART "v2" had write constraints fixed to allow 9-bit
85+
words, affecting F0, F3, F7, H7, L0, L4, and WL families. (#558)
786
* The `rt` feature is now enabled by default; use `default-features=false` to
8-
disable.
87+
disable (#582).
88+
* Updated to svd2rust 0.19, with changes to the generated crate API.
89+
This update required a number of fixes to bugs in the SVD files,
90+
especially including fixes to timers across all families (#540, #546, #596).
91+
* Fix a bug causing aliased registers to be suppressed in the HTML output
92+
(#591)
93+
* Added a register map to HTML output (#598).
94+
* Allow generating HTML output for selected families only (#607).
95+
* Cortex-m-rt version 0.7 is now supported (#595, #603).
96+
97+
Contributors to this release:
98+
99+
[@diondokter] [@mattico] [@noslaver] [@jglauche] [@ofauchon] [@richardeoin]
100+
[@Geens] [@wallacejohn] [@kevswims] [@qwandor] [@cyrusmetcalf] [@ByteNaked]
101+
[@cyberillithid] [@kenbell] [@tachiniererin] [@yusefkarim] [@lynaghk]
102+
[@sirhcel] [@timblakely] [@lulf] [@ijager] [@jorgeig-space] [@burrbull]
103+
[@timokroeger] [@newAM] [@maximeborges] [@David-OConnor] [@rmsc] [@jhbruhn]
104+
[@karlp] [@AndreasKarg]
9105

10106
## [v0.13.1] 2021-06-02
11107

@@ -528,7 +624,8 @@ work in this release!
528624
* Fix nvicPrioBits being incorrect in many STM32s (de117ef)
529625
* Add support for specifying interrupts and modifying CPU node
530626

531-
[Unreleased]: https://github.com/stm32-rs/stm32-rs/compare/v0.13.0...HEAD
627+
[Unreleased]: https://github.com/stm32-rs/stm32-rs/compare/v0.14.0...HEAD
628+
[v0.14.0]: https://github.com/stm32-rs/stm32-rs/compare/v0.13.0...v0.14.0
532629
[v0.13.1]: https://github.com/stm32-rs/stm32-rs/compare/v0.13.0...v0.13.1
533630
[v0.13.0]: https://github.com/stm32-rs/stm32-rs/compare/v0.12.1...v0.13.0
534631
[v0.12.1]: https://github.com/stm32-rs/stm32-rs/compare/v0.12.0...v0.12.1
@@ -553,37 +650,48 @@ work in this release!
553650
[@albru123]: https://github.com/albru123
554651
[@almusil]: https://github.com/almusil
555652
[@AlyoshaVasilieva]: https://github.com/AlyoshaVasilieva
653+
[@AndreasKarg]: https://github.com/AndreasKarg
556654
[@arkorobotics]: https://github.com/arkorobotics
557655
[@astro]: https://github.com/astro
558656
[@aurabindo]: https://github.com/aurabindo
559657
[@aurelj]: https://github.com/aurelj
560658
[@birkenfeld]: https://github.com/birkenfeld
561659
[@BryanKadzban]: https://github.com/BryanKadzban
562660
[@burrbull]: https://github.com/burrbull
661+
[@ByteNaked]: https://github.com/ByteNaked
563662
[@chengsun]: https://github.com/chengsun
564663
[@cyberillithid]: https://github.com/cyberillithid
664+
[@cyrusmetcalf]: https://github.com/cyrusmetcalf
665+
[@David-OConnor]: https://github.com/David-OConnor
565666
[@diondokter]: https://github.com/diondokter
566667
[@dirk-dms]: https://github.com/dirk-dms
567668
[@disasm]: https://github.com/disasm
568669
[@diseraluca]: https://github.com/diseraluca
569670
[@dotcypress]: https://github.com/dotcypress
570671
[@ehntoo]: https://github.com/ehntoo
571672
[@eupn]: https://github.com/eupn
673+
[@Geens]: https://github.com/Geens
572674
[@HarkonenBade]: https://github.com/HarkonenBade
573675
[@helgrind]: https://github.com/helgrind
574676
[@hnez]: https://github.com/hnez
575677
[@hoachin]: https://github.com/hoachin
576678
[@ijager]: https://github.com/ijager
577679
[@JarLob]: https://github.com/JarLob
578680
[@jessebraham]: https://github.com/jessebraham
681+
[@jglauche]: https://github.com/jglauche
682+
[@jhbruhn]: https://github.com/jhbruhn
579683
[@jkristell]: https://github.com/jkristell
580684
[@jonas-schievink]: https://github.com/jonas-schievink
581685
[@jordens]: https://github.com/jordens
686+
[@jorgeig-space]: https://github.com/jorgeig-space
687+
[@karlp]: https://github.com/karlp
582688
[@kenbell]: https://github.com/kenbell
689+
[@kevswims]: https://github.com/kevswims
583690
[@kitzin]: https://github.com/kitzin
584691
[@korken89]: https://github.com/korken89
585692
[@lichtfeind]: https://github.com/lichtfeind
586693
[@lochsh]: https://github.com/lochsh
694+
[@lulf]: https://github.com/lulf
587695
[@lynaghk]: https://github.com/lynaghk
588696
[@mabezdev]: https://github.com/mabezdev
589697
[@MarcoIeni]: https://github.com/MarcoIeni
@@ -592,24 +700,32 @@ work in this release!
592700
[@MattCatz]: https://github.com/MattCatz
593701
[@mattico]: https://github.com/mattico
594702
[@maximeborges]: https://github.com/maximeborges
703+
[@newAM]: https://github.com/newAM
595704
[@nickray]: https://github.com/nickray
705+
[@noslaver]: https://github.com/noslaver
596706
[@octronics]: https://github.com/octronics
707+
[@ofauchon]: https://github.com/ofauchon
597708
[@osannolik]: https://github.com/osannolik
598709
[@Pagten]: https://github.com/Pagten
599710
[@pawelchcki]: https://github.com/pawelchcki
600711
[@Piroro-hs]: https://github.com/Piroro-hs
601-
[@Rahix]: https://github.com/Rahix
712+
[@qwandor]: https://github.com/qwandor
602713
[@ra-kete]: https://github.com/ra-kete
714+
[@Rahix]: https://github.com/Rahix
603715
[@rfuest]: https://github.com/rfuest
604716
[@richard7770]: https://github.com/richard7770
605717
[@richardeoin]: https://github.com/richardeoin
718+
[@rmsc]: https://github.com/rmsc
606719
[@ryan-summers]: https://github.com/ryan-summers
607720
[@samcrow]: https://github.com/samcrow
608721
[@Sh3Rm4n]: https://github.com/Sh3Rm4n
722+
[@sirhcel]: https://github.com/sirhcel
609723
[@solderjs]: https://github.com/solderjs
610724
[@tachiniererin]: https://github.com/tachiniererin
611725
[@therealprof]: https://github.com/therealprof
612726
[@thinxer]: https://github.com/thinxer
727+
[@timblakely]: https://github.com/timblakely
728+
[@timokroeger]: https://github.com/timokroeger
613729
[@torkeldanielsson]: https://github.com/torkeldanielsson
614730
[@TwoHandz]: https://github.com/TwoHandz
615731
[@wallacejohn]: https://github.com/wallacejohn

‎README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -49,7 +49,7 @@ to drill down into each field on each register on each peripheral.
4949
In your own project's `Cargo.toml`:
5050
```toml
5151
[dependencies.stm32f4]
52-
version = "0.13.0"
52+
version = "0.14.0"
5353
features = ["stm32f405", "rt"]
5454
```
5555

‎scripts/makecrates.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -16,7 +16,7 @@
1616
import re
1717
import yaml
1818

19-
VERSION = "0.13.0"
19+
VERSION = "0.14.0"
2020
SVD2RUST_VERSION = "0.19.0"
2121

2222
CRATE_DOC_FEATURES = {

0 commit comments

Comments
 (0)