@@ -1465,17 +1465,17 @@ MachineInstr *X86InstrInfo::commuteInstructionImpl(MachineInstr &MI, bool NewMI,
1465
1465
int8_t Mask;
1466
1466
switch (MI.getOpcode ()) {
1467
1467
default : llvm_unreachable (" Unreachable!" );
1468
- case X86::BLENDPDrri: Mask = 0x03 ; break ;
1469
- case X86::BLENDPSrri: Mask = 0x0F ; break ;
1470
- case X86::PBLENDWrri: Mask = 0xFF ; break ;
1471
- case X86::VBLENDPDrri: Mask = 0x03 ; break ;
1472
- case X86::VBLENDPSrri: Mask = 0x0F ; break ;
1473
- case X86::VBLENDPDYrri: Mask = 0x0F ; break ;
1474
- case X86::VBLENDPSYrri: Mask = 0xFF ; break ;
1475
- case X86::VPBLENDDrri: Mask = 0x0F ; break ;
1476
- case X86::VPBLENDWrri: Mask = 0xFF ; break ;
1477
- case X86::VPBLENDDYrri: Mask = 0xFF ; break ;
1478
- case X86::VPBLENDWYrri: Mask = 0xFF ; break ;
1468
+ case X86::BLENDPDrri: Mask = ( int8_t ) 0x03 ; break ;
1469
+ case X86::BLENDPSrri: Mask = ( int8_t ) 0x0F ; break ;
1470
+ case X86::PBLENDWrri: Mask = ( int8_t ) 0xFF ; break ;
1471
+ case X86::VBLENDPDrri: Mask = ( int8_t ) 0x03 ; break ;
1472
+ case X86::VBLENDPSrri: Mask = ( int8_t ) 0x0F ; break ;
1473
+ case X86::VBLENDPDYrri: Mask = ( int8_t ) 0x0F ; break ;
1474
+ case X86::VBLENDPSYrri: Mask = ( int8_t ) 0xFF ; break ;
1475
+ case X86::VPBLENDDrri: Mask = ( int8_t ) 0x0F ; break ;
1476
+ case X86::VPBLENDWrri: Mask = ( int8_t ) 0xFF ; break ;
1477
+ case X86::VPBLENDDYrri: Mask = ( int8_t ) 0xFF ; break ;
1478
+ case X86::VPBLENDWYrri: Mask = ( int8_t ) 0xFF ; break ;
1479
1479
}
1480
1480
// Only the least significant bits of Imm are used.
1481
1481
// Using int8_t to ensure it will be sign extended to the int64_t that
0 commit comments