@@ -40,7 +40,7 @@ void with_var_schedule() {
40
40
// CHECK: [[CHUNK_VAL:%.+]] = load i8, i8* %
41
41
// CHECK: [[CHUNK_SIZE:%.+]] = sext i8 [[CHUNK_VAL]] to i64
42
42
// CHECK: call void @__kmpc_for_static_init_8u([[IDENT_T_TY]]* [[LOOP_LOC]], i32 [[GTID:%[^,]+]], i32 33, i32* [[IS_LAST:%[^,]+]], i64* [[OMP_LB:%[^,]+]], i64* [[OMP_UB:%[^,]+]], i64* [[OMP_ST:%[^,]+]], i64 1, i64 [[CHUNK_SIZE]])
43
- // CHECK: call void @__kmpc_for_static_fini([[IDENT_T_TY]]* [[LOOP_LOC]], i32 [[GTID]])
43
+ // CHECK: call void @__kmpc_for_static_fini([[IDENT_T_TY]]* [[LOOP_LOC]], i32 [[GTID:%.+ ]])
44
44
#pragma omp parallel for schedule(static, char(a)) private(a)
45
45
for (unsigned long long i = 1 ; i < 2 + a; ++i) {
46
46
}
@@ -284,7 +284,7 @@ void test_auto(float *a, float *b, float *c, float *d) {
284
284
// CHECK: store i32* [[GTID_PARAM_ADDR]], i32** [[GTID_REF_ADDR:%.+]],
285
285
// CHECK: call void @__kmpc_dispatch_init_8([[IDENT_T_TY]]* [[DEFAULT_LOC]], i32 [[GTID:%.+]], i32 38, i64 0, i64 [[LAST_ITER:%[^,]+]], i64 1, i64 1)
286
286
//
287
- // CHECK: [[HASWORK:%.+]] = call i32 @__kmpc_dispatch_next_8([[IDENT_T_TY]]* [[DEFAULT_LOC]], i32 [[GTID]], i32* [[OMP_ISLAST:%[^,]+]], i64* [[OMP_LB:%[^,]+]], i64* [[OMP_UB:%[^,]+]], i64* [[OMP_ST:%[^,]+]])
287
+ // CHECK: [[HASWORK:%.+]] = call i32 @__kmpc_dispatch_next_8([[IDENT_T_TY]]* [[DEFAULT_LOC]], i32 [[GTID:%.+ ]], i32* [[OMP_ISLAST:%[^,]+]], i64* [[OMP_LB:%[^,]+]], i64* [[OMP_UB:%[^,]+]], i64* [[OMP_ST:%[^,]+]])
288
288
// CHECK-NEXT: [[O_CMP:%.+]] = icmp ne i32 [[HASWORK]], 0
289
289
// CHECK-NEXT: br i1 [[O_CMP]], label %[[O_LOOP1_BODY:[^,]+]], label %[[O_LOOP1_END:[^,]+]]
290
290
@@ -494,7 +494,6 @@ void range_for_single() {
494
494
// OMP5: [[IS_LAST:%.+]] = alloca i32,
495
495
// OMP5: [[BEGIN:%.+]] = alloca i32*,
496
496
// OMP5: [[A_PTR:%.+]] = alloca i32*,
497
- // OMP5: [[GTID:%.+]] = call i32 @__kmpc_global_thread_num(
498
497
499
498
// __range = arr;
500
499
// OMP5: [[ARR:%.+]] = load [10 x i32]*, [10 x i32]** [[ARR_ADDR]],
@@ -551,7 +550,7 @@ void range_for_single() {
551
550
// OMP5: store i32 0, i32* [[IS_LAST]],
552
551
553
552
// loop.
554
- // OMP5: call void @__kmpc_for_static_init_8(%struct.ident_t* {{.+}}, i32 [[GTID]], i32 34, i32* [[IS_LAST]], i64* [[LB]], i64* [[UB]], i64* [[STRIDE]], i64 1, i64 1)
553
+ // OMP5: call void @__kmpc_for_static_init_8(%struct.ident_t* {{.+}}, i32 [[GTID:%.+ ]], i32 34, i32* [[IS_LAST]], i64* [[LB]], i64* [[UB]], i64* [[STRIDE]], i64 1, i64 1)
555
554
556
555
// ub = (ub > number_of_elems ? number_of_elems : ub);
557
556
// OMP5: [[UB_VAL:%.+]] = load i64, i64* [[UB]],
@@ -613,20 +612,20 @@ void range_for_single() {
613
612
614
613
// end:
615
614
// OMP5: [[END]]:
616
- // OMP5: call void @__kmpc_for_static_fini(%struct.ident_t* {{.+}}, i32 [[GTID]])
615
+ // OMP5: call void @__kmpc_for_static_fini(%struct.ident_t* {{.+}}, i32 [[GTID:%.+ ]])
617
616
// exit:
618
617
// OMP5: [[EXIT]]:
619
618
// OMP5: ret void
620
619
621
620
// OMP5-LABEL: range_for_collapsed
622
621
void range_for_collapsed () {
623
622
int arr[10 ] = {0 };
624
- // OMP5: call void @__kmpc_for_static_init_8(%struct.ident_t* {{.+}}, i32 [[GTID%.+]], i32 34, i32* %{{.+}}, i64* %{{.+}}, i64* %{{.+}}, i64* %{{.+}}, i64 1, i64 1)
623
+ // OMP5: call void @__kmpc_for_static_init_8(%struct.ident_t* {{.+}}, i32 [[GTID: %.+]], i32 34, i32* %{{.+}}, i64* %{{.+}}, i64* %{{.+}}, i64* %{{.+}}, i64 1, i64 1)
625
624
#pragma omp parallel for collapse(2)
626
625
for (auto &a : arr)
627
626
for (auto b : arr)
628
627
a = b;
629
- // OMP5: call void @__kmpc_for_static_fini(%struct.ident_t* {{.+}}, i32 [[GTID]])
628
+ // OMP5: call void @__kmpc_for_static_fini(%struct.ident_t* {{.+}}, i32 [[GTID:%.+ ]])
630
629
}
631
630
#endif // OMP5
632
631
0 commit comments