Skip to content

Commit bc7f324

Browse files
[X86] remove derived method w/ same impl as base
Summary: While looking into issues with IfConverter, I noticed that X86InstrInfo::isUnpredicatedTerminator matched its overriden implementation in TargetInstrInfo::isUnpredicatedTerminator. Reviewers: craig.topper, hfinkel, MaskRay, echristo Reviewed By: MaskRay, echristo Subscribers: hiraditya, llvm-commits, srhines Tags: #llvm Differential Revision: https://reviews.llvm.org/D62749
1 parent 6fab33b commit bc7f324

File tree

2 files changed

+0
-12
lines changed

2 files changed

+0
-12
lines changed

llvm/lib/Target/X86/X86InstrInfo.cpp

Lines changed: 0 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -2863,17 +2863,6 @@ unsigned X86::getSwappedVCMPImm(unsigned Imm) {
28632863
return Imm;
28642864
}
28652865

2866-
bool X86InstrInfo::isUnpredicatedTerminator(const MachineInstr &MI) const {
2867-
if (!MI.isTerminator()) return false;
2868-
2869-
// Conditional branch is a special case.
2870-
if (MI.isBranch() && !MI.isBarrier())
2871-
return true;
2872-
if (!MI.isPredicable())
2873-
return true;
2874-
return !isPredicated(MI);
2875-
}
2876-
28772866
bool X86InstrInfo::isUnconditionalTailCall(const MachineInstr &MI) const {
28782867
switch (MI.getOpcode()) {
28792868
case X86::TCRETURNdi:

llvm/lib/Target/X86/X86InstrInfo.h

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -305,7 +305,6 @@ class X86InstrInfo final : public X86GenInstrInfo {
305305
const X86InstrFMA3Group &FMA3Group) const;
306306

307307
// Branch analysis.
308-
bool isUnpredicatedTerminator(const MachineInstr &MI) const override;
309308
bool isUnconditionalTailCall(const MachineInstr &MI) const override;
310309
bool canMakeTailCallConditional(SmallVectorImpl<MachineOperand> &Cond,
311310
const MachineInstr &TailCall) const override;

0 commit comments

Comments
 (0)