Advances in Parallel and Distributed Computing Models – APDCM

Workshop Theme

The past twenty years have seen a flurry of activity in the are of parallel and distributed computing. In recent years, novel parallel and distributed computational models have been proposed in the literature, reflecting advances in new computational devices and environments such as optical interconnects, programmable logic arrays, networks of workstations, radio communications, mobile computing, DNA computing, quantum computing, sensor networks etc. It is very encouraging to note that the advent of these new models has lead to significant advances in the resolution of various difficult problems of practical interest.

The main goal of this workshop is to provide a timely forum for the exchange and dissemination of new ideas, techniques and research in the field of the parallel and distributed computational models. The workshop is meant to bring together researchers and practitioners interested in all aspects of parallel and distributed computing taken in an inclusive, rather than exclusive, sense. We are convinced that the workshop atmosphere will be conducive to open and mutually beneficial exchanges of ideas between the participants.

Topics of interest include, but are not limited to

- Models of Parallel and Distributed Computing: Radio communication models, Mobile computing models, Sensor network models, Hardware-specific models, FPGA models, Systolic arrays and cellular automata, peer-to-peer models, Biologically-based computing models, Quantum models, Reconfigurable models, Optical models, CUDA, BSP and LogP models
- Algorithms and Applications: Geometric and graph algorithms, Combinatorial algorithms, Randomized and approximation techniques, Numerical algorithms, Network algorithms, Localized algorithms, Distributed algorithms, Image processing, High-performance computing, GPU applications, MapReduce
- Practical Aspects: Architectural and implementation issues, Performance analysis and simulation, PVM/MPI, Multi-core processors, Programmable logic arrays, GPGPU, Design of network protocols, Embedded systems, Cloud computing, Cluster Computing, Development tools, Fault tolerance, Security Issues

Workshop Chair

Oscar H. Ibarra, University of California, Santa Barbara

Program Chairs

Akihiro Fujiwara, Kyushu Institute of Technology Susumu Matsumae, Saga University

Program Committee

Jens Breitbart, Universität Kassel Camille Coti, Univ. Paris North-XIII Stéphane Devismes, VERIMAG UMR 5104 Xavier Défago, Japan Advanced Institute of Science and Technology Hala Farouk, Arab Academy for Science and Technology Martti Forsell, VTT Satoshi Fujita, Hiroshima University Teofilo Gonzalez, University of California, Santa Barbara Shuichi Ichikawa, Toyohashi University of Technology Yasushi Inoguchi, Japan Advanced Institute of Science and Technology Yasuaki Ito, Hiroshima University Chuzo Iwamoto, Hiroshima University Xiaohong Jiang, Future University Hakodate Hirotsugu Kakugawa, Osaka University Keqin Li, State University of New York at New Paltz Guoqiang Li, Shanghai Jiao Tong University Yamin Li, Hosei University Ami Marowka, Shenkar College of Engineering and Design Eiji Miyano, Kyushu Institute of Technology Hirotaka Ono, Kyushu University Sanguthevar Rajasekaran, University of Connecticut Sanjay Rajopadhye, Colorado State University Yasuhiko Takenaga, The University of Electro-Communications Jerry Trahan, Louisiana State University Tatsuhiro Tsuchiya, Osaka University Shinichi Yamagiwa, University of Tsukuba Jingyuan Zhang, The University of Alabama

Steering Chair

Koji Nakano, Hiroshima University

Steering Committee

Joseph Ja'Ja', University of Maryland Arnold L. Rosenberg, Northeastern University and Colorado State University Sartaj K. Sahni, University of Florida Ivan Stojmenovic, University of Ottawa Jie Wu, Temple University Pen-Chung Yew, University of Minnesota Albert Y. Zomaya, University of Sydney