

2. 4GHz 通信モジュール


定 格

品名	2. 4GHz通信モジュール	電源電圧	2.1~3.6V
型名	RM-240	消費電力 (電流値)	送信時: 31mA 受信時: 27mA Deepスリープ時: 0.8 μ A以下
電波仕様		重量	約0.8g
周波数帯	2. 4GHz帯	外形寸法	16.0mm(縦) \times 10.0mm(横) \times 3.1mm(厚み)
変調方式	DSSS/O-QPSK	動作温度	-25°C~+75°C
無線規格	独自規格/IEEE802.15.4準拠	保存温度	-40°C~+85°C
最大転送速度	250kbps	環境対策	RoHS対応
チャンネル数	16ch(2405MHz~2480MHz)	セキュリティ	AES128標準装備
アンテナ	チップアンテナ (モジュール上基板に配線)	ネットワーク	マルチホップ通信標準装備
最大送信電力	+7dBm(約5mW) (ソフトにより変更可能)	電波法	工事設計認証取得済
受信感度	-101dBm		
最大通信距離	約120m (見通し距離)		
制御仕様		外部I/F	GPIO(24PIN) ADC(12bit \times 6ch) SPI(1ch) I2C(1ch) UART(1ch)
コアプロセッサ	STM32W (ARM Cortex-M3)		
内蔵メモリ	Flash: 128KB SRAM: 8KB		

接続コネクタ

30ピン基板スタックコネクタ(オス)
〔502430-3010 Molex製〕

外形寸法図



型番	GREENHOUSE	分類	発行	頁
RM-240		RF	2016年2月 (初版)	1/2

2. 4GHz 通信モジュール

ピンアサイン

Pin No	記号	I/O	内容
1	PA3	I/O	Digital I/O
	SC2Nssel	I	SPI slave select of Serial Cntroller2
	TRACECLK	O	Synchronous CPU trace clock
	TIM2_CH2	O	Timer 2 channel 2 output
2	PA4	I/O	Digital I/O
	ADC4	I	ADC Input 4
	PTL_EN	O	Frame signal of Packet Trace Interface
	TRACEDATA2	O	Synchronous CPU trace data bit 2
3	PA5	I/O	Digital I/O
	ADC5	I	ADC Input 5
	PTL_DATA	O	Data signal of Packet Trace Interface
	nBOOTMODE	I	Embedded serial bootloader activation
4	PA2	I/O	Digital I/O
	TIM2_CH4	O	Timer 2 channel 4 output
	SC2SCL	I/O	TWI clock of Serial Controller 2
	SC2SCLK	O	SPI master clock of Serial Controller 2
5	PA6	I/O	Digital I/O
	TIM1_CH3	O	Timer 1 channel 3 output
7	PB1	I/O	Digital I/O
	SC1MISO	O	SPI slave data out of Serial Controller 1
	SC1MOSI	O	SPI master data out of SerialController1
	SC1SDA	I/O	TWI data of Serial Controller 1
	SC1TXD	O	UART transmit data of Serial Controller 1
	TIM2_CH1	O	Timer 2 channel 1 output
8	PB2	I/O	Digital I/O
	SC1MISO	I	SPI master data in of Serial Controller 1
	SC1MOSI	I	SPI slave data in of Serial Controller 1
	SC1SCL	I/O	TWI clock of Serial Controller 1
	SC1RXD	I	UART receive data of Serial Controller 1
	TIM2_CH2	O	Timer 2 channel 2 output
	SWCLK	I/O	Serial Wire clock I/O with debugger
	JTCK	I	JTAG clock input from debugger
	PC2	I/O	Digital I/O
	JTDO	O	JTAG data out to debugger
9	PC3	I/O	Digital I/O
	JTD1	I	JTAG data in from debugger
10	PC4	I/O	Digital I/O
	SWO	O	Serial Wire Output asynchronous trace output to debugger
11	PC0	I/O	Digital I/O
	JRST	I	JTAG reset input from debugger
	IRQD	I	Default external interrupt source D
	TRACEDATA1	O	Synchronous CPU trace data bit 1
	VDD_PADS		Pads supply (2.1-3.6 V)
	VDD_PADS		Pads supply (2.1-3.6 V)
12	PB0	I/O	Digital I/O
	VREF	O	ADC reference output.
	VREF	I	ADC reference input.
	IRQA	I	External interrupt source A.
	TRACECLK	O	Synchronous CPU trace clock
	TIM1CLK	I	Timer 1 external clock input.
13	TIM1CLK	I	Timer 2 external clock mask input.
	TIM2_CH2	I	Timer 2 channel 2 input
	TIM2_CH3	I	Timer 2 channel 3 input
	UART_CTS	I	UART CTS Serial Controller 1
	SC1SCLK	O	SPI master clock of Serial Controller 1
	SC1SCLK	I	SPI slave clock of Serial Controller 1
14	PB3	I/O	Digital I/O
	TIM2_CH3	O	Timer 2 channel 3 output
	TIM2_CH3	I	Timer 2 channel 3 input
	UART_CTS	I	UART CTS Serial Controller 1
	SC1SCLK	O	SPI master clock of Serial Controller 1
	SC1SCLK	I	SPI slave clock of Serial Controller 1
15	PB4	I/O	Digital I/O
	TIM2_CH4	O	Timer 2 channel 4 output
	TIM2_CH4	I	Timer 2 channel 4 input
	UART_RTS	O	UART RTS Serial Controller 1
	SC1nSSEL	I	SPI slave select of Serial Controller 1
	SC1nSSEL	I	SPI slave select of Serial Controller 1
16	PA0	I/O	Digital I/O
	TIM2_CH1	O	Timer 2 channel 1 output
	TIM2_CH1	I	Timer 2 channel 1 input
	SC2MISO	O	SPI master data out of Serial Controller 2
	SC2MOSI	I	SPI slave data in of Serial Controller 2
	SC2MOSI	I	SPI slave data in of Serial Controller 2

Pin No	記号	I/O	内容
17	PC1	I/O	Digital I/O
	ADC3	I	ADC Input 3
	SWO	O	Serial Wire Output output to debugger
	TRACEDATA0	O	Synchronous CPU trace data bit 0
18	PB7	I/O	Digital I/O
	ADC2	I	ADC Input 2
	IRQC	I	Default external interrupt source C
	TIM1_CH2	O	Timer 1 channel 2 output
19	PB6	I/O	Digital I/O
	ADC1	I	ADC Input 1
	IRQB	I	External interrupt source B
	TIM1_CH1	O	Timer 1 channel 1 output
20	PB5	I/O	Digital I/O
	ADC0	I	ADC Input 0
	TIM2CLK	I	Timer 2 external clock input
	TIM1MSK	I	Timer 2 external clock mask input
21	PC5	I/O	Digital I/O
	TX_ACTIVE	O	Logic-level control for ext Rx/Tx switch.
22	nRESET	I	Active low chip reset
23	GND		Ground
24	GND		Ground
25	PA1	I/O	Digital I/O
	TIM2_CH3	O	Timer 2 channel 3 output
	TIM2_CH3	I	Timer 2 channel 3 input
	SC2SDA	I/O	TWI data of Serial Controller 2
	SC2MISO	O	SPI slave data out of Serial Controller 2
	SC2MOSI	I	SPI master data in of Serial Controller 2
26	PA7	I/O	Digital I/O
	TIM1_CH4	O	Timer 1 Channel 4 output
	TIM1_CH4	I	Timer 1 Channel 4 input
	REG_EN	I	External regulator open drain output
27	PB3	I/O	Digital I/O
	TIM2_CH3	O	Timer 2 channel 3 output
	TIM2_CH3	I	Timer 2 channel 3 input
	UART_CTS	I	UART CTS Serial Controller 1
	SC1SCLK	O	SPI master clock of Serial Controller 1
	SC1SCLK	I	SPI slave clock of Serial Controller 1
28	PB4	I/O	Digital I/O
	TIM2_CH4	O	Timer 2 channel 4 output
	TIM2_CH4	I	Timer 2 channel 4 input
	UART_RTS	O	UART RTS Serial Controller 1
29	SC1nSSEL	I	SPI slave select of Serial Controller 1
	SC1nSSEL	I	SPI slave select of Serial Controller 1
	PA0	I/O	Digital I/O
	TIM2_CH1	O	Timer 2 channel 1 output
30	TIM2_CH1	I	Timer 2 channel 1 input
	SC2MISO	O	SPI master data out of Serial Controller 2
	SC2MOSI	I	SPI slave data in of Serial Controller 2
	SC2MOSI	I	SPI slave data in of Serial Controller 2

型番

RM-240

GREENHOUSE

分類

RF

発行

2016年2月
(初版)

頁

2 / 2