Lec06 Digital Logic Families
Lec06 Digital Logic Families
Lec06 Digital Logic Families
TTL Series Standard TTL High-speed TTL Low-power TTL Schottky TTL Low-power Schottky TTL Advanced Schottky TTL Advanced Low-power Schottky TTL
CMOS Series Original CMOS Pin compatible with TTL High-speed and pin compatible with TTL High-speed and electrically compatible with TTL Very High-speed and pin compatible with TTL
Very High-speed and electrically compatible with TTL Advanced High-speed and pin compatible with TTL Advanced High-speed and electrically compatible with TTL Fast and electrically compatible with TTL Fast and electrically compatible with TTL with TTL VOH
Electrical Characteristics
The characteristics of digital logic families are usually compared by analyzing the circuit of the basic gate in each family: the most important parameters are: fan-out specifies the number of standard loads that the output can drive without impairing its normal operation. A standard load is usually defined as the amount of current needed by an input of another similar gate of the same family. Power dissipation is the power consumed by the gate propagation delay is the average transition delay time for the signal to propagate from input to output. Noise margin is the minimum external noise vo,ltage that causes an undesirable change in the circuit output.
Logic Levels and Noise Margin for CMOS devices VOHmin VIHmin VILmax VOLmax
the minimum output voltage in the HIGH state the minimum input voltage in the HIGH state the maximum input voltage in the LOW state
Circuit behaviour with resistive loads An output must sink current from a load when the output is in the LOW state. An output must source current to a load when the output is in the HIGH state.
loading calculation Need to know on and off resistances of output transistors, and know the characteristics of the load.
Output-voltage drops
Resistance of off transistor is > 1 Megaohm, but resistance of on transistor is nonzero,
Voltage drops across on transistor, V = IR
For CMOS loads, current and voltage drop are negligible. For TTL inputs, LEDs, terminations, or other resistive loads, current and voltage drop are significant and must be calculated.
Limitation on DC load
If too much load, output voltage will go outside of valid logic-voltage range.
Output-drive specs
VOLmax and VOHmin are specified for certain outputcurrent values, IOLmax and IOHmax.
No need to know details about the output circuit, only the load.
Input-loading specs
Each gate input requires a certain amount of current to drive it in the LOW state and in the HIGH state.
IIL and IIH These amounts are specified by the manufacturer.
Fanout calculation
(LOW state) The sum of the IIL values of the driven inputs may not exceed IOLmax of the driving output. (HIGH state) The sum of the IIH values of the driven inputs may not exceed IOHmax of the driving output. Need to do Thevenin-equivalent calculation for non-gate loads (LEDs, termination resistors, etc.)
AC Loading
AC loading has become a critical design factor as industry has moved to pure CMOS systems.
CMOS inputs have very high impedance, DC loading is negligible. CMOS inputs and related packaging and wiring have significant capacitance. Time to charge and discharge capacitance is a major component of delay.
Transition times
HIGH-to-LOW transition
LOW-to-HIGH transition
Transition-time considerations
Higher capacitance ==> more delay Higher on-resistance ==> more delay Lower on-resistance requires bigger transistors Slower transition times ==> more power dissipation (output stage partially shorted) Faster transition times ==> worse transmissionline effects (Chapter 11) Higher capacitance ==> more power dissipation (CV2f power), regardless of rise and fall time
Open-drain outputs
No PMOS transistor, use resistor pull-up