Scribd
Upload
305 views1 page

AES Conclusion

The document discusses designing an efficient hardware implementation of the AES encryption algorithm to improve its speed and throughput compared to a software implementation. It presents a pipelined hardware architecture for AES that uses combinational logic to avoid delays of look-up tables in traditional designs. The hardware implementation is simulated, synthesized and tested on an FPGA board. Future work proposes parameterizing the key size, using more S-boxes to further increase throughput, and developing a graphical user interface.

Uploaded by

mdwalunjkar3095
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
305 views1 page

AES Conclusion

The document discusses designing an efficient hardware implementation of the AES encryption algorithm to improve its speed and throughput compared to a software implementation. It presents a pipelined hardware architecture for AES that uses combinational logic to avoid delays of look-up tables in traditional designs. The hardware implementation is simulated, synthesized and tested on an FPGA board. Future work proposes parameterizing the key size, using more S-boxes to further increase throughput, and developing a graphical user interface.

Uploaded by

mdwalunjkar3095
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

Conclusion: Software implementation of AES algorithm is slower process (though easy).

So the focal approach of our design on hardware platform is to attain speed up (i.e. high throughput No. of block processed per second) at the same time, silicon area optimization. Software implementation of AES algorithm is slower process (though easy). So the focal approach of our design on hardware platform is to attain speed up (i.e. high throughput No. of block processed per second) at the same time, silicon area optimization. In this work, efficient pipelined architectures of the AES algorithm is presented. In order to explore the advantage of pipeline further. The Sub Byte /inv Subtypes implemented by combinational logic to avoid the unbreakable delay of the LUTs in the traditional designs. Work-steps includes architecture Designing, Writing Verilog Code (Very high speed integrated circuit Hardware Descriptive Language), Simulating the code on "ModelSim 10.od", Synthesizing & Implementing using XILINX ISE. For future work, This AES algorithm can be parameterized by selection of cipher key bits ( 256).For higher throughput, 16 S-Box can be used completing whole processes around 44-50 cycles(at the same time, compromising the silicon area) Graphical Use Interface (GUI) can also be made which may be interactive with the user. As encryption schemes become more widely used, the concept of hardware and software co-design is also a growing new area of interest.

You might also like