PIC32MX5XX/6XX/7XX Family Data Sheet: High-Performance, USB, CAN and Ethernet 32-Bit Flash Microcontrollers
PIC32MX5XX/6XX/7XX Family Data Sheet: High-Performance, USB, CAN and Ethernet 32-Bit Flash Microcontrollers
PIC32MX5XX/6XX/7XX Family Data Sheet: High-Performance, USB, CAN and Ethernet 32-Bit Flash Microcontrollers
DS61156G
PIC32MX5XX/6XX/7XX
Family Data Sheet
High-Performance, USB, CAN and Ethernet
32-bit Flash Microcontrollers
DS61156G-page 2 2009-2011 Microchip Technology Inc.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyers risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, dsPIC,
KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART,
PIC
32
logo, rfPIC and UNI/O are registered trademarks of
Microchip Technology Incorporated in the U.S.A. and other
countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,
MXDEV, MXLAB, SEEVAL and The Embedded Control
Solutions Company are registered trademarks of Microchip
Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard,
dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial
Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified
logo, MPLIB, MPLINK, mTouch, Omniscient Code
Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,
PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance,
TSHARC, UniWinDriver, WiperLock and ZENA are
trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
2009-2011, Microchip Technology Incorporated, Printed in
the U.S.A., All Rights Reserved.
Printed on recycled paper.
ISBN: 978-1-61341-150-6
Note the following details of the code protection feature on Microchip devices:
Microchip products meet the specification contained in their particular Microchip Data Sheet.
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchips Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Companys quality system processes and procedures
are for its PIC
MCUs and dsPIC
DSCs, KEELOQ
code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchips quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
2009-2011 Microchip Technology Inc. DS61156G-page 3
PIC32MX5XX/6XX/7XX
High-Performance 32-bit RISC CPU:
MIPS32
M4K
DSC
devices
Multiple power management modes
Multiple interrupt vectors with individually
programmable priority
Fail-Safe Clock Monitor mode
Configurable Watchdog Timer with on-chip
Low-Power RC oscillator for reliable operation
Peripheral Features:
Atomic SET, CLEAR and INVERT operation on
select peripheral registers
Up to 8-channels of hardware DMA with automatic
data size detection
USB 2.0-compliant full-speed device and
On-The-Go (OTG) controller:
- Dedicated DMA channels
10/100 Mbps Ethernet MAC with MII and RMII
interface:
- Dedicated DMA channels
CAN module:
- 2.0B Active with DeviceNet addressing
support
- Dedicated DMA channels
3 MHz to 25 MHz crystal oscillator
Peripheral Features (Continued):
Internal 8 MHz and 32 kHz oscillators
Six UART modules with:
- RS-232, RS-485 and LIN support
- IrDA
with on-chip hardware encoder and
decoder
Up to four SPI modules
Up to five I
2
C modules
Separate PLLs for CPU and USB clocks
Parallel Master and Slave Port (PMP/PSP) with
8-bit and 16-bit data, and up to 16 address lines
Hardware Real-Time Clock and Calendar (RTCC)
Five 16-bit Timers/Counters (two 16-bit pairs
combine to create two 32-bit timers)
Five Capture inputs
Five Compare/PWM outputs
Five external interrupt pins
High-speed I/O pins capable of toggling at up
to 80 MHz
High-current sink/source (18 mA/18 mA) on
all I/O pins
Configurable open-drain output on digital I/O pins
Debug Features:
Two programming and debugging Interfaces:
- 2-wire interface with unintrusive access and
real-time data exchange with application
- 4-wire MIPS
(
3
)
1
0
-
b
i
t
1
M
s
p
s
A
D
C
(
C
h
a
n
n
e
l
s
)
C
o
m
p
a
r
a
t
o
r
s
P
M
P
/
P
S
P
J
T
A
G
T
r
a
c
e
P
a
c
k
a
g
e
s
(
4
)
PIC32MX534F064H 64 64 + 12
(1)
16 1 1 5/5/5 4/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX564F064H 64 64 + 12
(1)
32 1 1 5/5/5 4/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX564F128H 64 128 + 12
(1)
32 1 1 5/5/5 4/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX575F256H 64 256 + 12
(1)
64 1 1 5/5/5 8/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX575F512H 64 512 + 12
(1)
64 1 1 5/5/5 8/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX534F064L 100 64 + 12
(1)
16 1 1 5/5/5 4/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX564F064L 100 64 + 12
(1)
32 1 1 5/5/5 4/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX564F128L 100 128 + 12
(1)
32 1 1 5/5/5 4/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX575F256L 100 256 + 12
(1)
64 1 1 5/5/5 8/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX575F512L 100 512 + 12
(1)
64 1 1 5/5/5 8/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
Legend: PF, PT = TQFP MR = QFN BG = XBGA
Note 1: This device features 12 KB boot Flash memory.
2: CTS and RTS pins may not be available for all UART modules. Refer to the Pin Diagrams section for more
information.
3: Some pins between the UART, SPI and I
2
C modules may be shared. Refer to the Pin Diagrams section for more
information.
4: Refer to Section 32.0 Packaging Information for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 5
PIC32MX5XX/6XX/7XX
TABLE 2: PIC32 USB AND ETHERNET FEATURES
USB and Ethernet
D
e
v
i
c
e
P
i
n
s
P
r
o
g
r
a
m
M
e
m
o
r
y
(
K
B
)
D
a
t
a
M
e
m
o
r
y
(
K
B
)
U
S
B
E
t
h
e
r
n
e
t
T
i
m
e
r
s
/
C
a
p
t
u
r
e
/
C
o
m
p
a
r
e
D
M
A
C
h
a
n
n
e
l
s
(
P
r
o
g
r
a
m
m
a
b
l
e
/
D
e
d
i
c
a
t
e
d
)
U
A
R
T
(
2
,
3
)
S
P
I
(
3
)
I
2
C
(
3
)
1
0
-
b
i
t
1
M
s
p
s
A
D
C
(
C
h
a
n
n
e
l
s
)
C
o
m
p
a
r
a
t
o
r
s
P
M
P
/
P
S
P
J
T
A
G
T
r
a
c
e
P
a
c
k
a
g
e
s
(
4
)
PIC32MX664F064H 64 64 + 12
(1)
32 1 1 5/5/5 4/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX664F128H 64 128 + 12
(1)
32 1 1 5/5/5 4/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX675F256H 64 256 + 12
(1)
64 1 1 5/5/5 8/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX675F512H 64 512 + 12
(1)
64 1 1 5/5/5 8/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX695F512H 64 512 + 12
(1)
128 1 1 5/5/5 8/4 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX664F064L 100 64 + 12
(1)
32 1 1 5/5/5 4/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX664F128L 100 128 + 12
(1)
32 1 1 5/5/5 4/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX675F256L 100 256 + 12
(1)
64 1 1 5/5/5 8/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX675F512L 100 512 + 12
(1)
64 1 1 5/5/5 8/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX695F512L 100
512 + 12
(1)
128 1 1 5/5/5 8/4 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
Legend: PF, PT = TQFP MR = QFN BG = XBGA
Note 1: This device features 12 KB boot Flash memory.
2: CTS and RTS pins may not be available for all UART modules. Refer to the Pin Diagrams section for more
information.
3: Some pins between the UART, SPI and I
2
C modules may be shared. Refer to the Pin Diagrams section for more
information.
4: Refer to Section 32.0 Packaging Information for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 6 2009-2011 Microchip Technology Inc.
TABLE 3: PIC32 USB, ETHERNET AND CAN FEATURES
USB, Ethernet and CAN
D
e
v
i
c
e
P
i
n
s
P
r
o
g
r
a
m
M
e
m
o
r
y
(
K
B
)
D
a
t
a
M
e
m
o
r
y
(
K
B
)
U
S
B
E
t
h
e
r
n
e
t
C
A
N
T
i
m
e
r
s
/
C
a
p
t
u
r
e
/
C
o
m
p
a
r
e
D
M
A
C
h
a
n
n
e
l
s
(
P
r
o
g
r
a
m
m
a
b
l
e
/
D
e
d
i
c
a
t
e
d
)
U
A
R
T
(
2
,
3
)
S
P
I
(
3
)
I
2
C
(
3
)
1
0
-
b
i
t
1
M
s
p
s
A
D
C
(
C
h
a
n
n
e
l
s
)
C
o
m
p
a
r
a
t
o
r
s
P
M
P
/
P
S
P
J
T
A
G
T
r
a
c
e
P
a
c
k
a
g
e
s
(
4
)
PIC32MX764F128H 64 128 + 12
(1)
32 1 1 1 5/5/5 4/6 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX775F256H 64 256 + 12
(1)
64 1 1 2 5/5/5 8/8 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX775F512H 64 512 + 12
(1)
64 1 1 2 5/5/5 8/8 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX795F512H 64 512 + 12
(1)
128 1 1 2 5/5/5 8/8 6 3 4 16 2 Yes Yes No
PT,
MR
PIC32MX764F128L 100 128 + 12
(1)
32 1 1 1 5/5/5 4/6 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX775F256L 100 256 + 12
(1)
64 1 1 2 5/5/5 8/8 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX775F512L 100 512 + 12
(1)
64 1 1 2 5/5/5 8/8 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
PIC32MX795F512L 100 512 + 12
(1)
128 1 1 2 5/5/5 8/8 6 4 5 16 2 Yes Yes Yes
PT,
PF,
BG
Legend: PF, PT = TQFP MR = QFN BG = XBGA
Note 1: This device features 12 KB boot Flash memory.
2: CTS and RTS pins may not be available for all UART modules. Refer to the Pin Diagrams section for more
information.
3: Some pins between the UART, SPI and I
2
C modules may be shared. Refer to the Pin Diagrams section for more
information.
4: Refer to Section 32.0 Packaging Information for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 7
PIC32MX5XX/6XX/7XX
Pin Diagrams
64-Pin QFN
(1)
= Pins are up to 5V tolerant
Note 1: The metal plane at the bottom of the device is not connected to any pins and is recommended to be
connected to VSS externally.
PIC32MX575F256H
PMD5/RE5
PMD6/RE6
PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
22 23 24 25 26 27 28 29 30 31
3
40
39
38
37
36
35
34
33
4
5
7
8
9
10
11
1
2
42
41
6
32
43
54
14
15
16
12
13
17 18 19 20 21
45
44
47
46
48
53 52 51 50 49
A
V
D
D
A
N
8
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
A
C
1
R
X
/
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
A
C
1
T
X
/
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
P
M
D
4
/
R
E
4
P
M
D
3
/
R
E
3
P
M
D
2
/
R
E
2
P
M
D
1
/
R
E
1
C
1
R
X
/
R
F
0
V
C
A
P
/
V
C
O
R
E
P
M
D
0
/
R
E
0
C
1
T
X
/
R
F
1
C
N
1
6
/
R
D
7
V
D
D
SOSCI/CN1/RC13
OC1/INT0/RD0
SCL1/IC3/PMCS2/PMA15/INT3/RD10
SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/IC1/INT1/RD8
IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
PIC32MX575F512H
PIC32MX534F064H
PIC32MX564F064H
PIC32MX564F128H
PIC32MX5XX/6XX/7XX
DS61156G-page 8 2009-2011 Microchip Technology Inc.
Pin Diagrams (Continued)
64-Pin QFN
(1)
= Pins are up to 5V tolerant
PIC32MX675F512H
PIC32MX695F512H
PIC32MX675F256H
22 23 24 25 26 27 28 29 30 31
40
39
38
37
36
35
34
33
42
41
32
43
17 18 19 20 21
45
44
47
46
48
A
V
D
D
A
N
8
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
M
D
C
/
A
E
M
D
C
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
SOSCI/CN1/RC13
OC1/INT0/RD0
ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/AERXD1/ETXD3/IC1/INT1/RD8
ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
ETXEN/PMD5/RE5
ETXD0/PMD6/RE6
ETXD1/PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
3
4
5
7
8
9
10
11
1
2
6
54
14
15
16
12
13
53 52 51 50 49
A
E
T
X
E
N
/
E
T
X
E
R
R
/
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
E
M
D
I
O
/
A
E
M
D
I
O
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
E
R
X
E
R
R
/
P
M
D
4
/
R
E
4
E
R
X
C
L
K
/
E
R
E
F
C
L
K
/
P
M
D
3
/
R
E
3
E
R
X
D
V
/
E
C
R
S
D
V
/
P
M
D
2
/
R
E
2
E
R
X
D
0
/
P
M
D
1
/
R
E
1
A
E
T
X
D
1
/
E
R
X
D
3
/
R
F
0
V
C
A
P
/
V
C
O
R
E
E
R
X
D
1
/
P
M
D
0
/
R
E
0
A
E
T
X
D
0
/
E
R
X
D
2
/
R
F
1
E
T
X
C
L
K
/
A
E
R
X
E
R
R
/
C
N
1
6
/
R
D
7
V
D
D
Note 1: The metal plane at the bottom of the device is not connected to any pins and is recommended to be
connected to VSS externally.
PIC32MX664F064H
PIC32MX664F128H
2009-2011 Microchip Technology Inc. DS61156G-page 9
PIC32MX5XX/6XX/7XX
Pin Diagrams (Continued)
64-Pin QFN
(1)
= Pins are up to 5V tolerant
ETXEN/PMD5/RE5
ETXD0/PMD6/RE6
ETXD1/PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
3
4
5
7
8
9
10
11
1
2
6
54
14
15
16
12
13
53 52 51 50 49
A
E
T
X
E
N
/
E
T
X
E
R
R
/
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
E
M
D
I
O
/
A
E
M
D
I
O
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
E
R
X
E
R
R
/
P
M
D
4
/
R
E
4
E
R
X
C
L
K
/
E
R
E
F
C
L
K
P
M
D
3
/
R
E
3
E
R
X
D
V
/
E
C
R
S
D
V
/
P
M
D
2
/
R
E
2
E
R
X
D
0
/
P
M
D
1
/
R
E
1
C
1
R
X
/
A
E
T
X
D
1
/
E
R
X
D
3
/
R
F
0
V
C
A
P
/
V
C
O
R
E
E
R
X
D
1
/
P
M
D
0
/
R
E
0
C
1
T
X
/
A
E
T
X
D
0
/
E
R
X
D
2
/
R
F
1
E
T
X
C
L
K
/
A
E
R
X
E
R
R
/
C
N
1
6
/
R
D
7
V
D
D
PIC32MX795F512H
PIC32MX775F256H
PIC32MX775F512H
22 23 24 25 26 27 28 29 30 31
40
39
38
37
36
35
34
33
42
41
32
43
17 18 19 20 21
45
44
47
46
48
A
V
D
D
A
N
8
/
C
2
T
X
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
A
C
1
R
X
/
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
A
C
1
T
X
/
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
C
2
R
X
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
M
D
C
/
A
E
M
D
C
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
SOSCI/CN1/RC13
OC1/INT0/RD0
ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/AERXD1/ETXD3/IC1/INT1/RD8
ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
Note 1: The metal plane at the bottom of the device is not connected to any pins and is recommended to be
connected to VSS externally.
PIC32MX5XX/6XX/7XX
DS61156G-page 10 2009-2011 Microchip Technology Inc.
Pin Diagrams (Continued)
64-Pin QFN
(1)
= Pins are up to 5V tolerant
ETXEN/PMD5/RE5
ETXD0/PMD6/RE6
ETXD1/PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
3
4
5
7
8
9
10
11
1
2
6
54
14
15
16
12
13
53 52 51 50 49
A
E
T
X
E
N
/
E
T
X
E
R
R
/
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
E
M
D
I
O
/
A
E
M
D
I
O
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
E
R
X
E
R
R
/
P
M
D
4
/
R
E
4
E
R
X
C
L
K
/
E
R
E
F
C
L
K
P
M
D
3
/
R
E
3
E
R
X
D
V
/
E
C
R
S
D
V
/
P
M
D
2
/
R
E
2
E
R
X
D
0
/
P
M
D
1
/
R
E
1
C
1
R
X
/
A
E
T
X
D
1
/
E
R
X
D
3
/
R
F
0
V
C
A
P
/
V
C
O
R
E
E
R
X
D
1
/
P
M
D
0
/
R
E
0
C
1
T
X
/
A
E
T
X
D
0
/
E
R
X
D
2
/
R
F
1
E
T
X
C
L
K
/
A
E
R
X
E
R
R
/
C
N
1
6
/
R
D
7
V
D
D
PIC32MX764F128H
22 23 24 25 26 27 28 29 30 31
40
39
38
37
36
35
34
33
42
41
32
43
17 18 19 20 21
45
44
47
46
48
A
V
D
D
A
N
8
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
A
C
1
R
X
/
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
A
C
1
T
X
/
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
M
D
C
/
A
E
M
D
C
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
SOSCI/CN1/RC13
OC1/INT0/RD0
ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/AERXD1/ETXD3/IC1/INT1/RD8
ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
Note 1: The metal plane at the bottom of the device is not connected to any pins and is recommended to be
connected to VSS externally.
2009-2011 Microchip Technology Inc. DS61156G-page 11
PIC32MX5XX/6XX/7XX
Pin Diagrams (Continued)
64-Pin TQFP
= Pins are up to 5V tolerant
PIC32MX575F256H
PMD5/RE5
PMD6/RE6
PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
22 23 24 25 26 27 28 29 30 31
3
40
39
38
37
36
35
34
33
4
5
7
8
9
10
11
1
2
42
41
6
32
43
54
14
15
16
12
13
17 18 19 20 21
45
44
47
46
48
53 52 51 50 49
A
V
D
D
A
N
8
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
A
C
1
R
X
/
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
A
C
1
T
X
/
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
P
M
D
4
/
R
E
4
P
M
D
3
/
R
E
3
P
M
D
2
/
R
E
2
P
M
D
1
/
R
E
1
C
1
R
X
/
R
F
0
V
C
A
P
/
V
C
O
R
E
P
M
D
0
/
R
E
0
C
1
T
X
/
R
F
1
C
N
1
6
/
R
D
7
V
D
D
SOSCI/CN1/RC13
OC1/INT0/RD0
SCL1/IC3/PMCS2/PMA15/INT3/RD10
SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/IC1/INT1/RD8
IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
PIC32MX575F512H
PIC32MX534F064H
PIC32MX564F064H
PIC32MX564F128H
PIC32MX5XX/6XX/7XX
DS61156G-page 12 2009-2011 Microchip Technology Inc.
Pin Diagrams (Continued)
64-Pin TQFP
= Pins are up to 5V tolerant
PIC32MX675F512H
PIC32MX695F512H
PIC32MX675F256H
ETXEN/PMD5/RE5
ETXD0/PMD6/RE6
ETXD1/PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
3
4
5
7
8
9
10
11
1
2
6
54
14
15
16
12
13
53 52 51 50 49
A
E
T
X
E
N
/
E
T
X
E
R
R
/
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
E
M
D
I
O
/
A
E
M
D
I
O
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
E
R
X
E
R
R
/
P
M
D
4
/
R
E
4
E
R
X
C
L
K
/
E
R
E
F
C
L
K
/
P
M
D
3
/
R
E
3
E
R
X
D
V
/
E
C
R
S
D
V
/
P
M
D
2
/
R
E
2
E
R
X
D
0
/
P
M
D
1
/
R
E
1
A
E
T
X
D
1
/
E
R
X
D
3
/
R
F
0
V
C
A
P
/
V
C
O
R
E
E
R
X
D
1
/
P
M
D
0
/
R
E
0
A
E
T
X
D
0
/
E
R
X
D
2
/
R
F
1
E
T
X
C
L
K
/
A
E
R
X
E
R
R
/
C
N
1
6
/
R
D
7
V
D
D
22 23 24 25 26 27 28 29 30 31
40
39
38
37
36
35
34
33
42
41
32
43
17 18 19 20 21
45
44
47
46
48
A
V
D
D
A
N
8
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
M
D
C
/
A
E
M
D
C
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
SOSCI/CN1/RC13
OC1/INT0/RD0
ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/AERXD1/ETXD3/IC1/INT1/RD8
ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
PIC32MX664F064H
PIC32MX664F128H
2009-2011 Microchip Technology Inc. DS61156G-page 13
PIC32MX5XX/6XX/7XX
Pin Diagrams (Continued)
64-Pin TQFP
= Pins are up to 5V tolerant
PIC32MX795F512H
PIC32MX775F256H
PIC32MX775F512H
ETXEN/PMD5/RE5
ETXD0/PMD6/RE6
ETXD1/PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
3
4
5
7
8
9
10
11
1
2
6
54
14
15
16
12
13
53 52 51 50 49
A
E
T
X
E
N
/
E
T
X
E
R
R
/
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
/
O
C
3
/
R
D
2
E
M
D
I
O
/
A
E
M
D
I
O
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
E
R
X
E
R
R
/
P
M
D
4
/
R
E
4
E
R
X
C
L
K
/
E
R
E
F
C
L
K
/
P
M
D
3
/
R
E
3
E
R
X
D
V
/
E
C
R
S
D
V
/
P
M
D
2
/
R
E
2
E
R
X
D
0
/
P
M
D
1
/
R
E
1
C
1
R
X
/
A
E
T
X
D
1
/
E
R
X
D
3
/
R
F
0
V
C
A
P
/
V
C
O
R
E
E
R
X
D
1
/
P
M
D
0
/
R
E
0
C
1
T
X
/
A
E
T
X
D
0
/
E
R
X
D
2
/
R
F
1
E
T
X
C
L
K
/
A
E
R
X
E
R
R
/
C
N
1
6
/
R
D
7
V
D
D
22 23 24 25 26 27 28 29 30 31
40
39
38
37
36
35
34
33
42
41
32
43
17 18 19 20 21
45
44
47
46
48
A
V
D
D
A
N
8
/
C
2
T
X
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
A
C
1
R
X
/
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
A
C
1
T
X
/
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
C
2
R
X
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
M
D
C
/
A
E
M
D
C
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
SOSCI/CN1/RC13
OC1/INT0/RD0
ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/AERXD1/ETXD3/IC1/INT1/RD8
ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
PIC32MX5XX/6XX/7XX
DS61156G-page 14 2009-2011 Microchip Technology Inc.
Pin Diagrams (Continued)
64-Pin TQFP
= Pins are up to 5V tolerant
PIC32MX764F128H
ETXEN/PMD5/RE5
ETXD0/PMD6/RE6
ETXD1/PMD7/RE7
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/VREF-/CVREF-/CN3/RB1
PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
VSS
64 63 62 61 60 59 58 57 56 55
3
4
5
7
8
9
10
11
1
2
6
54
14
15
16
12
13
53 52 51 50 49
A
E
T
X
E
N
/
E
T
X
E
R
R
/
C
N
1
5
/
R
D
6
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
I
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
S
C
L
3
/
S
D
O
3
/
U
1
T
X
/
O
C
4
/
R
D
3
S
D
A
3
/
S
D
I
3
/
U
1
R
X
U
1
R
X
/
O
C
3
/
R
D
2
E
M
D
I
O
/
A
E
M
D
I
O
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
O
C
2
/
R
D
1
E
R
X
E
R
R
/
P
M
D
4
/
R
E
4
E
R
X
C
L
K
/
E
R
E
F
C
L
K
/
P
M
D
3
/
R
E
3
E
R
X
D
V
/
E
C
R
S
D
V
/
P
M
D
2
/
R
E
2
E
R
X
D
0
/
P
M
D
1
/
R
E
1
C
1
R
X
/
A
E
T
X
D
1
/
E
R
X
D
3
/
R
F
0
V
C
A
P
/
V
C
O
R
E
E
R
X
D
1
/
P
M
D
0
/
R
E
0
C
1
T
X
/
A
E
T
X
D
0
/
E
R
X
D
2
/
R
F
1
E
T
X
C
L
K
/
A
E
R
X
E
R
R
/
C
N
1
6
/
R
D
7
V
D
D
22 23 24 25 26 27 28 29 30 31
40
39
38
37
36
35
34
33
42
41
32
43
17 18 19 20 21
45
44
47
46
48
A
V
D
D
A
N
8
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
P
M
A
7
/
R
B
9
T
M
S
/
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
T
D
O
/
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
A
C
1
R
X
/
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
A
C
1
T
X
/
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
T
C
K
/
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
T
D
I
/
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
M
D
C
/
A
E
M
D
C
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
V
S
S
A
V
S
S
SOSCI/CN1/RC13
OC1/INT0/RD0
ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
RTCC/AERXD1/ETXD3/IC1/INT1/RD8
ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
USBID/RF3
D-/RG3
SOSCO/T1CK/CN0/RC14
Vss
2009-2011 Microchip Technology Inc. DS61156G-page 15
PIC32MX5XX/6XX/7XX
Pin Diagrams (Continued)
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
P
M
D
1
3
/
C
N
1
9
/
R
D
1
3
I
C
5
/
P
M
D
1
2
/
R
D
1
2
O
C
4
/
R
D
3
O
C
3
/
R
D
2
O
C
2
/
R
D
1
T
R
D
3
/
R
A
7
T
R
C
L
K
/
R
A
6
P
M
D
2
/
R
E
2
T
R
D
0
/
R
G
1
3
T
R
D
1
/
R
G
1
2
T
R
D
2
/
R
G
1
4
P
M
D
1
/
R
E
1
P
M
D
0
/
R
E
0
P
M
D
8
/
R
G
0
P
M
D
4
/
R
E
4
P
M
D
3
/
R
E
3
C
1
R
X
/
P
M
D
1
1
/
R
F
0
SOSCI/CN1/RC13
SDO1/OC1/INT0/RD0
SCK1/IC3/PMCS2/PMA15/RD10
SS1/IC2/RD9
RTCC/IC1/RD8
IC4/PMCS1/PMA14/RD11
SDA1/INT4/RA15
SCL1/INT3/RA14
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
SCL3/SDO3/U1TX/RF8
D-/RG3
SDA3/SDI3/U1RX/RF2
USBID/RF3
VSS
SOSCO/T1CK/CN0/RC14
V
R
E
F
+
/
C
V
R
E
F
+
/
P
M
A
6
/
R
A
1
0
V
R
E
F
-
/
C
V
R
E
F
-
/
P
M
A
7
/
R
A
9
A
V
D
D
A
V
S
S
A
N
8
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
R
B
9
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
A
N
1
1
/
P
M
A
1
2
/
R
B
1
1
V
D
D
A
C
1
R
X
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
R
F
1
2
A
C
1
T
X
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
R
F
1
3
S
S
3
/
U
4
R
X
/
U
1
C
T
S
/
C
N
2
0
/
R
D
1
4
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
C
N
2
1
/
R
D
1
5
V
D
D
V
S
S
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
PMD5/RE5
PMD6/RE6
PMD7/RE7
T2CK/RC1
T3CK/RC2
T4CK/RC3
T5CK/SDI1/RC4
SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
TMS/RA0
INT1/RE8
INT2/RE9
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
SDA4/SDI2/U3RX/PMA4/CN9/RG7
SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/CN3/RB1
PGED1/AN0/CN2/RB0
VDD
RG15
SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
A
N
1
2
/
P
M
A
1
1
/
R
B
1
2
A
N
1
3
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
P
M
D
9
/
R
G
1
C
1
T
X
/
P
M
D
1
0
/
R
F
1
V
D
D
P
M
D
1
4
/
C
N
1
5
/
R
D
6
TDO/RA5
SDA2/RA3
SCL2/RA2
VSS
V
S
S
VSS
V
C
A
P
/
V
C
O
R
E
TDI/RA4
T
C
K
/
R
A
1
100-Pin TQFP
P
M
D
1
5
/
C
N
1
6
/
R
D
7
= Pins are up to 5V tolerant
20
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
65
64
63
62
61
60
59
56
4
5
4
4
4
3
4
2
4
1
4
0
3
9
2
8
2
9
3
0
3
1
3
2
3
3
3
4
3
5
3
6
3
7
3
8
17
18
19
21
22
1
72
71
70
69
68
67
66
75
74
73
58
57
24
23
25
2
7
4
6
4
7
4
8
4
9
55
54
53
52
51
5
0
2
6
PIC32MX575F512L
9
2
9
4
9
3
9
1
9
0
8
9
8
8
8
7
8
6
8
5
8
4
8
3
8
2
8
1
8
0
7
9
7
8
9
5
7
6
7
7
9
6
9
8
9
7
9
9
1
0
0
PIC32MX575F256L
PIC32MX534F064L
PIC32MX564F064L
PIC32MX564F128L
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
Pin Diagrams (Continued)
100-Pin TQFP
PIC32MX675F512L
PIC32MX695F512L
PIC32MX675F256L
= Pins are up to 5V tolerant
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
E
T
X
D
3
/
P
M
D
1
3
/
C
N
1
9
/
R
D
1
3
E
T
X
D
2
/
I
C
5
/
P
M
D
1
2
/
R
D
1
2
O
C
4
/
R
D
3
O
C
3
/
R
D
2
O
C
2
/
R
D
1
T
R
D
3
/
R
A
7
T
R
C
L
K
/
R
A
6
P
M
D
2
/
R
E
2
T
R
D
0
/
R
G
1
3
T
R
D
1
/
R
G
1
2
T
R
D
2
/
R
G
1
4
P
M
D
1
/
R
E
1
P
M
D
0
/
R
E
0
P
M
D
8
/
R
G
0
P
M
D
4
/
R
E
4
P
M
D
3
/
R
E
3
E
T
X
D
1
/
P
M
D
1
1
/
R
F
0
PMD5/RE5
PMD6/RE6
PMD7/RE7
T2CK/RC1
T3CK/RC2
T4CK/RC3
T5CK/SDI1/RC4
ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
TMS/RA0
AERXD0/INT1/RE8
AERXD1/INT2/RE9
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/CN3/RB1
PGED1/AN0/CN2/RB0
VDD
AERXERR/RG15
ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
E
T
X
E
R
R
/
P
M
D
9
/
R
G
1
E
T
X
D
0
/
P
M
D
1
0
/
R
F
1
V
D
D
E
T
X
E
N
/
P
M
D
1
4
/
C
N
1
5
/
R
D
6
VSS
V
C
A
P
/
V
D
D
C
O
R
E
E
T
X
C
L
K
/
P
M
D
1
5
/
C
N
1
6
/
R
D
7
20
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
21
22
1
24
23
25
9
2
9
4
9
3
9
1
9
0
8
9
8
8
8
7
8
6
8
5
8
4
8
3
8
2
8
1
8
0
7
9
7
8
9
5
7
6
7
7
9
6
9
8
9
7
9
9
1
0
0
SOSCI/CN1/RC13
SDO1/OC1/INT0/RD0
SS1/IC2/RD9
RTCC/EMDIO/AEMDIO/IC1/RD8
EMDC/AEMDC/IC4/PMCS1/PMA14/RD11
AETXEN/SDA1/INT4/RA15
AETXCLK/SCL1/INT3/RA14
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
SCL3/SDO3/U1TX/RF8
D-/RG3
SDA3/SDI3/U1RX/RF2
USBID/RF3
VSS
SOSCO/T1CK/CN0/RC14
V
R
E
F
+
/
C
V
R
E
F
+
/
A
E
R
X
D
3
/
P
M
A
6
/
R
A
1
0
V
R
E
F
-
/
C
V
R
E
F
-
/
A
E
R
X
D
2
/
P
M
A
7
/
R
A
9
A
V
D
D
A
V
S
S
A
N
8
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
R
B
9
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
A
N
1
1
/
E
R
X
E
R
R
/
A
E
T
X
E
R
R
/
P
M
A
1
2
/
R
B
1
1
V
D
D
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
R
F
1
2
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
R
F
1
3
A
E
T
X
D
0
/
S
S
3
/
U
4
R
X
/
U
1
C
T
S
/
C
N
2
0
/
R
D
1
4
A
E
T
X
D
1
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
C
N
2
1
/
R
D
1
5
V
D
D
V
S
S
P
G
E
D
2
/
A
N
7
/
R
B
7
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
A
N
1
2
/
E
R
X
D
0
/
A
E
C
R
S
/
P
M
A
1
1
/
R
B
1
2
A
N
1
3
/
E
R
X
D
1
/
A
E
C
O
L
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
E
R
X
D
2
/
A
E
T
X
D
3
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
R
X
D
3
/
A
E
T
X
D
2
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
TDO/RA5
SDA2/RA3
SCL2/RA2
V
S
S
VSS
TDI/RA4
T
C
K
/
R
A
1
65
64
63
62
61
60
59
56
4
5
4
4
4
3
4
2
4
1
4
0
3
9
2
8
2
9
3
0
3
1
3
2
3
3
3
4
3
5
3
6
3
7
3
8
72
71
70
69
68
67
66
75
74
73
58
57
2
7
4
6
4
7
4
8
4
9
55
54
53
52
51
5
0
SCK1/IC3/PMCS2/PMA15/RD10
PIC32MX664F064L
PIC32MX664F128L
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
2
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
7
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
Pin Diagrams (Continued)
100-Pin TQFP
= Pins are up to 5V tolerant
PIC32MX795F512L
PIC32MX775F256L
PIC32MX775F512L
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
E
T
X
D
3
/
P
M
D
1
3
/
C
N
1
9
/
R
D
1
3
E
T
X
D
2
/
I
C
5
/
P
M
D
1
2
/
R
D
1
2
O
C
4
/
R
D
3
O
C
3
/
R
D
2
O
C
2
/
R
D
1
T
R
D
3
/
R
A
7
T
R
C
L
K
/
R
A
6
P
M
D
2
/
R
E
2
T
R
D
0
/
R
G
1
3
T
R
D
1
/
R
G
1
2
T
R
D
2
/
R
G
1
4
P
M
D
1
/
R
E
1
P
M
D
0
/
R
E
0
C
2
R
X
/
P
M
D
8
/
R
G
0
P
M
D
4
/
R
E
4
P
M
D
3
/
R
E
3
C
1
R
X
/
E
T
X
D
1
/
P
M
D
1
1
/
R
F
0
PMD5/RE5
PMD6/RE6
PMD7/RE7
T2CK/RC1
T3CK/AC2TX/RC2
T4CK/AC2RX/RC3
T5CK/SDI1/RC4
ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
TMS/RA0
AERXD0/INT1/RE8
AERXD1/INT2/RE9
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/CN3/RB1
PGED1/AN0/CN2/RB0
VDD
AERXERR/RG15
ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
C
2
T
X
/
E
T
X
E
R
R
/
P
M
D
9
/
R
G
1
C
1
T
X
/
E
T
X
D
0
/
P
M
D
1
0
/
R
F
1
V
D
D
E
T
X
E
N
/
P
M
D
1
4
/
C
N
1
5
/
R
D
6
VSS
V
C
A
P
/
V
D
D
C
O
R
E
E
T
X
C
L
K
/
P
M
D
1
5
/
C
N
1
6
/
R
D
7
20
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
21
22
1
24
23
25
9
2
9
4
9
3
9
1
9
0
8
9
8
8
8
7
8
6
8
5
8
4
8
3
8
2
8
1
8
0
7
9
7
8
9
5
7
6
7
7
9
6
9
8
9
7
9
9
1
0
0
SOSCI/CN1/RC13
SDO1/OC1/INT0/RD0
SCK1/IC3/PMCS2/PMA15/RD10
SS1/IC2/RD9
RTCC/EMDIO/AEMDIO/IC1/RD8
EMDC/AEMDC/IC4/PMCS1/PMA14/RD1
AETXEN/SDA1/INT4/RA15
AETXCLK/SCL1/INT3/RA14
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
SCL3/SDO3/U1TX/RF8
D-/RG3
SDA3/SDI3/U1RX/RF2
USBID/RF3
VSS
SOSCO/T1CK/CN0/RC14
V
R
E
F
+
/
C
V
R
E
F
+
/
A
E
R
X
D
3
/
P
M
A
6
/
R
A
1
0
V
R
E
F
-
/
C
V
R
E
F
-
/
A
E
R
X
D
2
/
P
M
A
7
/
R
A
9
A
V
D
D
A
V
S
S
A
N
8
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
R
B
9
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
A
N
1
1
/
E
R
X
E
R
R
/
A
E
T
X
E
R
R
/
P
M
A
1
2
/
R
B
1
1
V
D
D
A
C
1
R
X
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
R
F
1
2
A
C
1
T
X
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
R
F
1
3
A
E
T
X
D
0
/
S
S
3
/
U
4
R
X
/
U
1
C
T
S
/
C
N
2
0
/
R
D
1
4
A
E
T
X
D
1
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
C
N
2
1
/
R
D
1
5
V
D
D
V
S
S
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
A
N
1
2
/
E
R
X
D
0
/
A
E
C
R
S
/
P
M
A
1
1
/
R
B
1
2
A
N
1
3
/
E
R
X
D
1
/
A
E
C
O
L
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
E
R
X
D
2
/
A
E
T
X
D
3
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
R
X
D
3
/
A
E
T
X
D
2
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
TDO/RA5
SDA2/RA3
SCL2/RA2
V
S
S
VSS
TDI/RA4
T
C
K
/
R
A
1
65
64
63
62
61
60
59
56
4
5
4
4
4
3
4
2
4
1
4
0
3
9
2
8
2
9
3
0
3
1
3
2
3
3
3
4
3
5
3
6
3
7
3
8
72
71
70
69
68
67
66
75
74
73
58
57
2
7
4
6
4
7
4
8
4
9
55
54
53
52
51
5
0
2
6
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
8
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
Pin Diagrams (Continued)
100-Pin TQFP
= Pins are up to 5V tolerant
PIC32MX764F128L
P
M
R
D
/
C
N
1
4
/
R
D
5
O
C
5
/
P
M
W
R
/
C
N
1
3
/
R
D
4
E
T
X
D
3
/
P
M
D
1
3
/
C
N
1
9
/
R
D
1
3
E
T
X
D
2
/
I
C
5
/
P
M
D
1
2
/
R
D
1
2
O
C
4
/
R
D
3
O
C
3
/
R
D
2
O
C
2
/
R
D
1
T
R
D
3
/
R
A
7
T
R
C
L
K
/
R
A
6
P
M
D
2
/
R
E
2
T
R
D
0
/
R
G
1
3
T
R
D
1
/
R
G
1
2
T
R
D
2
/
R
G
1
4
P
M
D
1
/
R
E
1
P
M
D
0
/
R
E
0
P
M
D
8
/
R
G
0
P
M
D
4
/
R
E
4
P
M
D
3
/
R
E
3
C
1
R
X
/
E
T
X
D
1
/
P
M
D
1
1
/
R
F
0
PMD5/RE5
PMD6/RE6
PMD7/RE7
T2CK/RC1
T3CK/RC2
T4CK/RC3
T5CK/SDI1/RC4
ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
VDD
TMS/RA0
AERXD0/INT1/RE8
AERXD1/INT2/RE9
AN5/C1IN+/VBUSON/CN7/RB5
AN4/C1IN-/CN6/RB4
AN3/C2IN+/CN5/RB3
AN2/C2IN-/CN4/RB2
ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/U3TX/PMA3/CN10/RG8
PGEC1/AN1/CN3/RB1
PGED1/AN0/CN2/RB0
VDD
AERXERR/RG15
ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9
MCLR
E
T
X
E
R
R
/
P
M
D
9
/
R
G
1
C
1
T
X
/
E
T
X
D
0
/
P
M
D
1
0
/
R
F
1
V
D
D
E
T
X
E
N
/
P
M
D
1
4
/
C
N
1
5
/
R
D
6
VSS
V
C
A
P
/
V
D
D
C
O
R
E
E
T
X
C
L
K
/
P
M
D
1
5
/
C
N
1
6
/
R
D
7
20
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
21
22
1
24
23
25
9
2
9
4
9
3
9
1
9
0
8
9
8
8
8
7
8
6
8
5
8
4
8
3
8
2
8
1
8
0
7
9
7
8
9
5
7
6
7
7
9
6
9
8
9
7
9
9
1
0
0
SOSCI/CN1/RC13
SDO1/OC1/INT0/RD0
SCK1/IC3/PMCS2/PMA15/RD10
SS1/IC2/RD9
RTCC/EMDIO/AEMDIO/IC1/RD8
EMDC/AEMDC/IC4/PMCS1/PMA14/RD1
AETXEN/SDA1/INT4/RA15
AETXCLK/SCL1/INT3/RA14
OSC2/CLKO/RC15
OSC1/CLKI/RC12
VDD
D+/RG2
VUSB
VBUS
SCL3/SDO3/U1TX/RF8
D-/RG3
SDA3/SDI3/U1RX/RF2
USBID/RF3
VSS
SOSCO/T1CK/CN0/RC14
V
R
E
F
+
/
C
V
R
E
F
+
/
A
E
R
X
D
3
/
P
M
A
6
/
R
A
1
0
V
R
E
F
-
/
C
V
R
E
F
-
/
A
E
R
X
D
2
/
P
M
A
7
/
R
A
9
A
V
D
D
A
V
S
S
A
N
8
/
C
1
O
U
T
/
R
B
8
A
N
9
/
C
2
O
U
T
/
R
B
9
A
N
1
0
/
C
V
R
E
F
O
U
T
/
P
M
A
1
3
/
R
B
1
0
A
N
1
1
/
E
R
X
E
R
R
/
A
E
T
X
E
R
R
/
P
M
A
1
2
/
R
B
1
1
V
D
D
A
C
1
R
X
/
S
S
4
/
U
5
R
X
/
U
2
C
T
S
/
R
F
1
2
A
C
1
T
X
/
S
C
K
4
/
U
5
T
X
/
U
2
R
T
S
/
R
F
1
3
A
E
T
X
D
0
/
S
S
3
/
U
4
R
X
/
U
1
C
T
S
/
C
N
2
0
/
R
D
1
4
A
E
T
X
D
1
/
S
C
K
3
/
U
4
T
X
/
U
1
R
T
S
/
C
N
2
1
/
R
D
1
5
V
D
D
V
S
S
P
G
E
C
2
/
A
N
6
/
O
C
F
A
/
R
B
6
P
G
E
D
2
/
A
N
7
/
R
B
7
S
C
L
5
/
S
D
O
4
/
U
2
T
X
/
P
M
A
8
/
C
N
1
8
/
R
F
5
S
D
A
5
/
S
D
I
4
/
U
2
R
X
/
P
M
A
9
/
C
N
1
7
/
R
F
4
A
N
1
2
/
E
R
X
D
0
/
A
E
C
R
S
/
P
M
A
1
1
/
R
B
1
2
A
N
1
3
/
E
R
X
D
1
/
A
E
C
O
L
/
P
M
A
1
0
/
R
B
1
3
A
N
1
4
/
E
R
X
D
2
/
A
E
T
X
D
3
/
P
M
A
L
H
/
P
M
A
1
/
R
B
1
4
A
N
1
5
/
E
R
X
D
3
/
A
E
T
X
D
2
/
O
C
F
B
/
P
M
A
L
L
/
P
M
A
0
/
C
N
1
2
/
R
B
1
5
TDO/RA5
SDA2/RA3
SCL2/RA2
V
S
S
VSS
TDI/RA4
T
C
K
/
R
A
1
65
64
63
62
61
60
59
56
4
5
4
4
4
3
4
2
4
1
4
0
3
9
2
8
2
9
3
0
3
1
3
2
3
3
3
4
3
5
3
6
3
7
3
8
72
71
70
69
68
67
66
75
74
73
58
57
2
7
4
6
4
7
4
8
4
9
55
54
53
52
51
5
0
2
6
2009-2011 Microchip Technology Inc. DS61156G-page 19
PIC32MX5XX/6XX/7XX
Pin Diagrams (Continued)
121-Pin XBGA
(1)
1 2 3 4 5 6 7 8 9 10 11
A
RE4 RE3 RG13 RE0 RG0 RF1 VDD VSS RD12 RD2 RD1
B
NC RG15 RE2 RE1 RA7 RF0 VCAP/
VCORE
RD5 RD3 VSS RC14
C
RE6 VDD RG12 RG14 RA6 NC RD7 RD4 VDD RC13 RD11
D
RC1 RE7 RE5 VSS VSS NC RD6 RD13 RD0 NC RD10
E
RC4 RC3 RG6 RC2 VDD RG1 VSS RA15 RD8 RD9 RA14
F
MCLR RG8 RG9 RG7 VSS NC NC VDD RC12 VSS RC15
G
RE8 RE9 RA0 NC VDD VSS VSS NC RA5 RA3 RA4
H
RB5 RB4 VSS VDD NC VDD NC VBUS VUSB RG2 RA2
J
RB3 RB2 RB7 AVDD RB11 RA1 RB12 NC NC RF8 RG3
K
RB1 RB0 RA10 RB8 NC RF12 RB14 VDD RD15 RF3 RF2
L
RB6 RA9 AVSS RB9 RB10
RF13
RB13 RB15 RD14 RF4 RF5
PIC32MX575F256L
Note 1: Refer to Table 4, Table 5 and Table 6 for full pin names.
= Pins are up to 5V tolerant
PIC32MX795F512L
PIC32MX575F512L
PIC32MX675F512L
PIC32MX695F512L
PIC32MX675F256L
PIC32MX775F256L
PIC32MX775F512L
PIC32MX534F064L
PIC32MX564F064L
PIC32MX564F128L
PIC32MX664F064L
PIC32MX664F128L
PIC32MX764F128L
PIC32MX5XX/6XX/7XX
DS61156G-page 20 2009-2011 Microchip Technology Inc.
TABLE 4: PIN NAMES: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L,
PIC32MX575F256L AND PIC32MX575F512L DEVICES
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
A1 PMD4/RE4 E8 SDA1/INT4/RA15
A2 PMD3/RE3 E9 RTCC/IC1/RD8
A3 TRD0/RG13 E10 SS1/IC2/RD9
A4 PMD0/RE0 E11 SCL1/INT3/RA14
A5 PMD8/RG0 F1 MCLR
A6 C1TX/PMD10/RF1 F2 SCL4/SDO2/U3TX/PMA3/CN10/RG8
A7 VDD F3 SS2/U6RX/U3CTS/PMA2/CN11/RG9
A8 VSS F4 SDA4/SDI2/U3RX/PMA4/CN9/RG7
A9 IC5/PMD12/RD12 F5 VSS
A10 OC3/RD2 F6 No Connect (NC)
A11 OC2/RD1 F7 No Connect (NC)
B1 No Connect (NC) F8 VDD
B2 RG15 F9 OSC1/CLKI/RC12
B3 PMD2/RE2 F10 VSS
B4 PMD1/RE1 F11 OSC2/CLKO/RC15
B5 TRD3/RA7 G1 INT1/RE8
B6 C1RX/PMD11/RF0 G2 INT2/RE9
B7 VCAP/VCORE G3 TMS/RA0
B8 PMRD/CN14/RD5 G4 No Connect (NC)
B9 OC4/RD3 G5 VDD
B10 VSS G6 VSS
B11 SOSCO/T1CK/CN0/RC14 G7 VSS
C1 PMD6/RE6 G8 No Connect (NC)
C2 VDD G9 TDO/RA5
C3 TRD1/RG12 G10 SDA2/RA3
C4 TRD2/RG14 G11 TDI/RA4
C5 TRCLK/RA6 H1 AN5/C1IN+/VBUSON/CN7/RB5
C6 No Connect (NC) H2 AN4/C1IN-/CN6/RB4
C7 PMD15/CN16/RD7 H3 VSS
C8 OC5/PMWR/CN13/RD4 H4 VDD
C9 VDD H5 No Connect (NC)
C10 SOSCI/CN1/RC13 H6 VDD
C11 IC4/PMCS1/PMA14/RD11 H7 No Connect (NC)
D1 T2CK/RC1 H8 VBUS
D2 PMD7/RE7 H9 VUSB
D3 PMD5/RE5 H10 D+/RG2
D4 VSS H11 SCL2/RA2
D5 VSS J1 AN3/C2IN+/CN5/RB3
D6 No Connect (NC) J2 AN2/C2IN-/CN4/RB2
D7 PMD14/CN15/RD6 J3 PGED2/AN7/RB7
D8 PMD13/CN19/RD13 J4 AVDD
D9 SDO1/OC1/INT0/RD0 J5 AN11/PMA12/RB11
D10 No Connect (NC) J6 TCK/RA1
D11 SCK1/IC3/PMCS2/PMA15/RD10 J7 AN12/PMA11/RB12
E1 T5CK/SDI1/RC4 J8 No Connect (NC)
E2 T4CK/RC3 J9 No Connect (NC)
E3 SCK2/U6TXU6TX/U3RTS/PMA5/CN8/RG6 J10 SCL3/SDO3/U1TX/RF8
E4 T3CK/RC2 J11 D-/RG3
E5 VDD K1 PGEC1/AN1/CN3/RB1
E6 PMD9/RG1 K2 PGED1/AN0/CN2/RB0
E7 VSS K3 VREF+/CVREF+/PMA6/RA10
2009-2011 Microchip Technology Inc. DS61156G-page 21
PIC32MX5XX/6XX/7XX
K4 AN8/C1OUT/RB8 L3 AVSS
K5 No Connect (NC) L4 AN9/C2OUT/RB9
K6 AC1RX/SS4/U5RX/U2CTS/RF12 L5 AN10/CVREFOUT/PMA13/RB10
K7 AN14/PMALH/PMA1/RB14 L6 AC1TX/SCK4/U5TX/U2RTS/RF13
K8 VDD L7 AN13/PMA10/RB13
K9 SCK3/U4TX/U1RTS/CN21/RD15 L8 AN15/OCFB/PMALL/PMA0/CN12/RB15
K10 USBID/RF3 L9 SS3/U4RX/U1CTS/CN20/RD14
K11 SDA3/SDI3/U1RX/RF2 L10 SDA5/SDI4/U2RX/PMA9/CN17/RF4
L1 PGEC2/AN6/OCFA/RB6 L11 SCL5/SDO4/U2TX/PMA8/CN18/RF5
L2 VREF-/CVREF-/PMA7/RA9
TABLE 4: PIN NAMES: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L,
PIC32MX575F256L AND PIC32MX575F512L DEVICES (CONTINUED)
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
PIC32MX5XX/6XX/7XX
DS61156G-page 22 2009-2011 Microchip Technology Inc.
TABLE 5: PIN NAMES: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L,
PIC32MX675F512L AND PIC32MX695F512L DEVICES
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
A1 PMD4/RE4 E8 AETXEN/SDA1/INT4/RA15
A2 PMD3/RE3 E9 RTCC/EMDIO/AEMDIO/IC1/RD8
A3 TRD0/RG13 E10 SS1/IC2/RD9
A4 PMD0/RE0 E11 AETXCLK/SCL1/INT3/RA14
A5 PMD8/RG0 F1 MCLR
A6 ETXD0/PMD10/RF1 F2 ERXDV/AERXDV/ECRSDV/AECRSDV//SCL4/SDO2/
U3TX/PMA3/CN10/RG8
A7 VDD F3 ERXCLK/AERXCLK/EREFCLK/AEREFCLK//SS2/U6RX/
U3CTS/PMA2/CN11/RG9
A8 VSS F4 ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
A9 ETXD2/IC5/PMD12/RD12 F5 VSS
A10 OC3/RD2 F6 No Connect (NC)
A11 OC2/RD1 F7 No Connect (NC)
B1 No Connect (NC) F8 VDD
B2 AERXERR/RG15 F9 OSC1/CLKI/RC12
B3 PMD2/RE2 F10 VSS
B4 PMD1/RE1 F11 OSC2/CLKO/RC15
B5 TRD3/RA7 G1 AERXD0/INT1/RE8
B6 ETXD1/PMD11/RF0 G2 AERXD1/INT2/RE9
B7 VCAP/VCORE G3 TMS/RA0
B8 PMRD/CN14/RD5 G4 No Connect (NC)
B9 OC4/RD3 G5 VDD
B10 VSS G6 VSS
B11 SOSCO/T1CK/CN0/RC14 G7 VSS
C1 PMD6/RE6 G8 No Connect (NC)
C2 VDD G9 TDO/RA5
C3 TRD1/RG12 G10 SDA2/RA3
C4 TRD2/RG14 G11 TDI/RA4
C5 TRCLK/RA6 H1 AN5/C1IN+/VBUSON/CN7/RB5
C6 No Connect (NC) H2 AN4/C1IN-/CN6/RB4
C7 ETXCLK/PMD15/CN16/RD7 H3 VSS
C8 OC5/PMWR/CN13/RD4 H4 VDD
C9 VDD H5 No Connect (NC)
C10 SOSCI/CN1/RC13 H6 VDD
C11 EMDC/AEMDC/IC4/PMCS1/PMA14/RD11 H7 No Connect (NC)
D1 T2CK/RC1 H8 VBUS
D2 PMD7/RE7 H9 VUSB
D3 PMD5/RE5 H10 D+/RG2
D4 VSS H11 SCL2/RA2
D5 VSS J1 AN3/C2IN+/CN5/RB3
D6 No Connect (NC) J2 AN2/C2IN-/CN4/RB2
D7 ETXEN/PMD14/CN15/RD6 J3 PGED2/AN7/RB7
D8 ETXD3/PMD13/CN19/RD13 J4 AVDD
D9 SDO1/OC1/INT0/RD0 J5 AN11/ERXERR/AETXERR/PMA12/RB11
D10 No Connect (NC) J6 TCK/RA1
D11 SCK1/IC3/PMCS2/PMA15/RD10 J7 AN12/ERXD0/AECRS/PMA11/RB12
E1 T5CK/SDI1/RC4 J8 No Connect (NC)
E2 T4CK/RC3 J9 No Connect (NC)
E3 ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6 J10 SCL3/SDO3/U1TX/RF8
E4 T3CK/RC2 J11 D-/RG3
E5 VDD K1 PGEC1/AN1/CN3/RB1
E6 ETXERR/PMD9/RG1 K2 PGED1/AN0/CN2/RB0
E7 VSS K3 VREF+/CVREF+/AERXD3/PMA6/RA10
2009-2011 Microchip Technology Inc. DS61156G-page 23
PIC32MX5XX/6XX/7XX
K4 AN8/C1OUT/RB8 L3 AVSS
K5 No Connect (NC) L4 AN9/C2OUT/RB9
K6 SS4/U5RX/U2CTS/RF12 L5 AN10/CVREFOUT/PMA13/RB10
K7 AN14/ERXD2/AETXD3/PMALH/PMA1/RB14 L6 SCK4/U5TX/U2RTS/RF13
K8 VDD L7 AN13/ERXD1/AECOL/PMA10/RB13
K9 AETXD1/SCK3/U4TX/U1RTS/CN21/RD15 L8 AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
K10 USBID/RF3 L9 AETXD0/SS3/U4RX/U1CTS/CN20/RD14
K11 SDA3/SDI3/U1RX/RF2 L10 SDA5/SDI4/U2RX/PMA9/CN17/RF4
L1 PGEC2/AN6/OCFA/RB6 L11 SCL5/SDO4/U2TX/PMA8/CN18/RF5
L2 VREF-/CVREF-/AERXD2/PMA7/RA9
TABLE 5: PIN NAMES: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L,
PIC32MX675F512L AND PIC32MX695F512L DEVICES (CONTINUED)
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
PIC32MX5XX/6XX/7XX
DS61156G-page 24 2009-2011 Microchip Technology Inc.
TABLE 6: PIN NAMES: PIC32MX775F256L, PIC32MX775F512L AND
PIC32MX795F512L DEVICES
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
A1 PMD4/RE4 E8 AETXEN/SDA1/INT4/RA15
A2 PMD3/RE3 E9 RTCC/EMDIO/AEMDIO/IC1/RD8
A3 TRD0/RG13 E10 SS1/IC2/RD9
A4 PMD0/RE0 E11 AETXCLK/SCL1/INT3/RA14
A5 C2RX/PMD8/RG0 F1 MCLR
A6 C1TX/ETXD0/PMD10/RF1 F2 ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/
U3TX/PMA3/CN10/RG8
A7 VDD F3 ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/
U3CTS/PMA2/CN11/RG9
A8 VSS F4 ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
A9 ETXD2/IC5/PMD12/RD12 F5 VSS
A10 OC3/RD2 F6 No Connect (NC)
A11 OC2/RD1 F7 No Connect (NC)
B1 No Connect (NC) F8 VDD
B2 AERXERR/RG15 F9 OSC1/CLKI/RC12
B3 PMD2/RE2 F10 VSS
B4 PMD1/RE1 F11 OSC2/CLKO/RC15
B5 TRD3/RA7 G1 AERXD0/INT1/RE8
B6 C1RX/ETXD1/PMD11/RF0 G2 AERXD1/INT2/RE9
B7 VCAP/VCORE G3 TMS/RA0
B8 PMRD/CN14/RD5 G4 No Connect (NC)
B9 OC4/RD3 G5 VDD
B10 VSS G6 VSS
B11 SOSCO/T1CK/CN0/RC14 G7 VSS
C1 PMD6/RE6 G8 No Connect (NC)
C2 VDD G9 TDO/RA5
C3 TRD1/RG12 G10 SDA2/RA3
C4 TRD2/RG14 G11 TDI/RA4
C5 TRCLK/RA6 H1 AN5/C1IN+/VBUSON/CN7/RB5
C6 No Connect (NC) H2 AN4/C1IN-/CN6/RB4
C7 ETXCLK/PMD15/CN16/RD7 H3 VSS
C8 OC5/PMWR/CN13/RD4 H4 VDD
C9 VDD H5 No Connect (NC)
C10 SOSCI/CN1/RC13 H6 VDD
C11 EMDC/AEMDC/IC4/PMCS1/PMA14/RD11 H7 No Connect (NC)
D1 T2CK/RC1 H8 VBUS
D2 PMD7/RE7 H9 VUSB
D3 PMD5/RE5 H10 D+/RG2
D4 VSS H11 SCL2/RA2
D5 VSS J1 AN3/C2IN+/CN5/RB3
D6 No Connect (NC) J2 AN2/C2IN-/CN4/RB2
D7 ETXEN/PMD14/CN15/RD6 J3 PGED2/AN7/RB7
D8 ETXD3/PMD13/CN19/RD13 J4 AVDD
D9 SDO1/OC1/INT0/RD0 J5 AN11/ERXERR/AETXERR/PMA12/RB11
D10 No Connect (NC) J6 TCK/RA1
D11 SCK1/IC3/PMCS2/PMA15/RD10 J7 AN12/ERXD0/AECRS/PMA11/RB12
E1 T5CK/SDI1/RC4 J8 No Connect (NC)
E2 T4CK/AC2RX/RC3 J9 No Connect (NC)
E3 ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6 J10 SCL3/SDO3/U1TX/RF8
E4 T3CK/AC2TX/RC2 J11 D-/RG3
E5 VDD K1 PGEC1/AN1/CN3/RB1
E6 C2TX/ETXERR/PMD9/RG1 K2 PGED1/AN0/CN2/RB0
E7 VSS K3 VREF+/CVREF+/AERXD3/PMA6/RA10
2009-2011 Microchip Technology Inc. DS61156G-page 25
PIC32MX5XX/6XX/7XX
K4 AN8/C1OUT/RB8 L3 AVSS
K5 No Connect (NC) L4 AN9/C2OUT/RB9
K6 AC1RX/SS4/U5RX/U2CTS/RF12 L5 AN10/CVREFOUT/PMA13/RB10
K7 AN14/ERXD2/AETXD3/PMALH/PMA1/RB14 L6 AC1TX/SCK4/U5TX/U2RTS/RF13
K8 VDD L7 AN13/ERXD1/AECOL/PMA10/RB13
K9 AETXD1/SCK3/U4TX/U1RTS/CN21/RD15 L8 AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
K10 USBID/RF3 L9 AETXD0/SS3/U4RX/U1CTS/CN20/RD14
K11 SDA3/SDI3/U1RX/RF2 L10 SDA5/SDI4/U2RX/PMA9/CN17/RF4
L1 PGEC2/AN6/OCFA/RB6 L11 SCL5/SDO4/U2TX/PMA8/CN18/RF5
L2 VREF-/CVREF-/AERXD2/PMA7/RA9
TABLE 6: PIN NAMES: PIC32MX775F256L, PIC32MX775F512L AND
PIC32MX795F512L DEVICES (CONTINUED)
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
PIC32MX5XX/6XX/7XX
DS61156G-page 26 2009-2011 Microchip Technology Inc.
TABLE 7: PIN NAME: PIC32MX764F128L DEVICE
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
A1 PMD4/RE4 E8 AETXEN/SDA1/INT4/RA15
A2 PMD3/RE3 E9 RTCC/EMDIO/AEMDIO/IC1/RD8
A3 TRD0/RG13 E10 SS1/IC2/RD9
A4 PMD0/RE0 E11 AETXCLK/SCL1/INT3/RA14
A5 PMD8/RG0 F1 MCLR
A6 C1TX/ETXD0/PMD10/RF1 F2 ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/
U3TX/PMA3/CN10/RG8
A7 VDD F3 ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/
U3CTS/PMA2/CN11/RG9
A8 VSS F4 ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
A9 ETXD2/IC5/PMD12/RD12 F5 VSS
A10 OC3/RD2 F6 No Connect (NC)
A11 OC2/RD1 F7 No Connect (NC)
B1 No Connect (NC) F8 VDD
B2 AERXERR/RG15 F9 OSC1/CLKI/RC12
B3 PMD2/RE2 F10 VSS
B4 PMD1/RE1 F11 OSC2/CLKO/RC15
B5 TRD3/RA7 G1 AERXD0/INT1/RE8
B6 C1RX/ETXD1/PMD11/RF0 G2 AERXD1/INT2/RE9
B7 VCAP/VCORE G3 TMS/RA0
B8 PMRD/CN14/RD5 G4 No Connect (NC)
B9 OC4/RD3 G5 VDD
B10 VSS G6 VSS
B11 SOSCO/T1CK/CN0/RC14 G7 VSS
C1 PMD6/RE6 G8 No Connect (NC)
C2 VDD G9 TDO/RA5
C3 TRD1/RG12 G10 SDA2/RA3
C4 TRD2/RG14 G11 TDI/RA4
C5 TRCLK/RA6 H1 AN5/C1IN+/VBUSON/CN7/RB5
C6 No Connect (NC) H2 AN4/C1IN-/CN6/RB4
C7 ETXCLK/PMD15/CN16/RD7 H3 VSS
C8 OC5/PMWR/CN13/RD4 H4 VDD
C9 VDD H5 No Connect (NC)
C10 SOSCI/CN1/RC13 H6 VDD
C11 EMDC/AEMDC/IC4/PMCS1/PMA14/RD11 H7 No Connect (NC)
D1 T2CK/RC1 H8 VBUS
D2 PMD7/RE7 H9 VUSB
D3 PMD5/RE5 H10 D+/RG2
D4 VSS H11 SCL2/RA2
D5 VSS J1 AN3/C2IN+/CN5/RB3
D6 No Connect (NC) J2 AN2/C2IN-/CN4/RB2
D7 ETXEN/PMD14/CN15/RD6 J3 PGED2/AN7/RB7
D8 ETXD3/PMD13/CN19/RD13 J4 AVDD
D9 SDO1/OC1/INT0/RD0 J5 AN11/ERXERR/AETXERR/PMA12/RB11
D10 No Connect (NC) J6 TCK/RA1
D11 SCK1/IC3/PMCS2/PMA15/RD10 J7 AN12/ERXD0/AECRS/PMA11/RB12
E1 T5CK/SDI1/RC4 J8 No Connect (NC)
E2 T4CK/RC3 J9 No Connect (NC)
E3 ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6 J10 SCL3/SDO3/U1TX/RF8
E4 T3CK/RC2 J11 D-/RG3
E5 VDD K1 PGEC1/AN1/CN3/RB1
E6 ETXERR/PMD9/RG1 K2 PGED1/AN0/CN2/RB0
E7 VSS K3 VREF+/CVREF+/AERXD3/PMA6/RA10
2009-2011 Microchip Technology Inc. DS61156G-page 27
PIC32MX5XX/6XX/7XX
K4 AN8/C1OUT/RB8 L3 AVSS
K5 No Connect (NC) L4 AN9/C2OUT/RB9
K6 AC1RX/SS4/U5RX/U2CTS/RF12 L5 AN10/CVREFOUT/PMA13/RB10
K7 AN14/ERXD2/AETXD3/PMALH/PMA1/RB14 L6 AC1TX/SCK4/U5TX/U2RTS/RF13
K8 VDD L7 AN13/ERXD1/AECOL/PMA10/RB13
K9 AETXD1/SCK3/U4TX/U1RTS/CN21/RD15 L8 AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
K10 USBID/RF3 L9 AETXD0/SS3/U4RX/U1CTS/CN20/RD14
K11 SDA3/SDI3/U1RX/RF2 L10 SDA5/SDI4/U2RX/PMA9/CN17/RF4
L1 PGEC2/AN6/OCFA/RB6 L11 SCL5/SDO4/U2TX/PMA8/CN18/RF5
L2 VREF-/CVREF-/AERXD2/PMA7/RA9
TABLE 7: PIN NAME: PIC32MX764F128L DEVICE (CONTINUED)
Pin
Number
Full Pin Name
Pin
Number
Full Pin Name
PIC32MX5XX/6XX/7XX
DS61156G-page 28 2009-2011 Microchip Technology Inc.
Table of Contents
1.0 Device Overview ........................................................................................................................................................................ 31
2.0 Guidelines for Getting Started with 32-bit Microcontrollers ........................................................................................................ 43
3.0 CPU............................................................................................................................................................................................ 49
4.0 Memory Organization................................................................................................................................................................. 55
5.0 Flash Program Memory............................................................................................................................................................ 117
6.0 Resets ...................................................................................................................................................................................... 119
7.0 Interrupt Controller ................................................................................................................................................................... 121
8.0 Oscillator Configuration............................................................................................................................................................ 125
9.0 Prefetch Cache......................................................................................................................................................................... 127
10.0 Direct Memory Access (DMA) Controller ................................................................................................................................. 129
11.0 USB On-The-Go (OTG)............................................................................................................................................................ 131
12.0 I/O Ports ................................................................................................................................................................................... 133
13.0 Timer1 ...................................................................................................................................................................................... 135
14.0 Timer2/3, Timer4/5................................................................................................................................................................... 137
15.0 Input Capture............................................................................................................................................................................ 139
16.0 Output Compare....................................................................................................................................................................... 141
17.0 Serial Peripheral Interface (SPI)............................................................................................................................................... 143
18.0 Inter-Integrated Circuit (I
2
C) .............................................................................................................................................. 145
19.0 Universal Asynchronous Receiver Transmitter (UART) ........................................................................................................... 147
20.0 Parallel Master Port (PMP)....................................................................................................................................................... 149
21.0 Real-Time Clock and Calendar (RTCC) ................................................................................................................................... 151
22.0 10-bit Analog-to-Digital Converter (ADC) ................................................................................................................................. 153
23.0 Controller Area Network (CAN) ................................................................................................................................................ 155
24.0 Ethernet Controller ................................................................................................................................................................... 157
25.0 Comparator .............................................................................................................................................................................. 159
26.0 Comparator Voltage Reference (CVREF).................................................................................................................................. 161
27.0 Power-Saving Features ........................................................................................................................................................... 163
28.0 Special Features ...................................................................................................................................................................... 165
29.0 Instruction Set .......................................................................................................................................................................... 177
30.0 Development Support............................................................................................................................................................... 179
31.0 Electrical Characteristics .......................................................................................................................................................... 183
32.0 Packaging Information.............................................................................................................................................................. 225
The Microchip Web Site..................................................................................................................................................................... 253
Customer Change Notification Service .............................................................................................................................................. 253
Customer Support .............................................................................................................................................................................. 253
Reader Response .............................................................................................................................................................................. 254
Product Identification System............................................................................................................................................................. 255
2009-2011 Microchip Technology Inc. DS61156G-page 29
PIC32MX5XX/6XX/7XX
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers with the best documentation possible to ensure successful use of
your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our pub-
lications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications
Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data
sheet to (480) 792-4150. We welcome your feedback.
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner
of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of doc-
ument DS30000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may
exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The
errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
Microchips Worldwide Web site; http://www.microchip.com
Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature num-
ber) you are using.
Customer Notification System
Register on our web site at www.microchip.com to receive the most current information on all of our products.
PIC32MX5XX/6XX/7XX
DS61156G-page 30 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 31
PIC32MX5XX/6XX/7XX
1.0 DEVICE OVERVIEW
This document contains device-specific information for
PIC32MX5XX/6XX/7XX devices.
Figure 1-1 illustrates a general block diagram of the
core and peripheral modules in the
PIC32MX5XX/6XX/7XX family of devices.
Table 1-1 lists the functions of the various pins shown
in the pinout diagrams.
FIGURE 1-1: BLOCK DIAGRAM
(1,2)
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to the related section of the
PIC32 Family Reference Manual, which
is available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Note 1: Some features are not available on all device variants.
2: BOR functionality is provided when the on-board voltage regulator is enabled.
UART1-6
Comparators
PORTA
PORTD
PORTE
PORTF
PORTG
PORTB
CN1-22
JTAG
Priority
D
M
A
C
I
C
D
MIPS32
M4K
IS DS
EJTAG INT
Bus Matrix
Prefetch
Data RAM
Peripheral Bridge
128
128-bit Wide
F
l
a
s
h
32
32 32
32 32
P
e
r
i
p
h
e
r
a
l
B
u
s
C
l
o
c
k
e
d
b
y
P
B
C
L
K
Program Flash Memory
C
o
n
t
r
o
l
l
e
r
32
Module
32 32
Interrupt
Controller
BSCAN
PORTC
PMP
I2C1-5
SPI1-4
IC1-5
PWM
OC1-5
OSC1/CLKI
OSC2/CLKO
VDD, VSS
Timing
Generation
MCLR
Power-up
Timer
Oscillator
Start-up Timer
Power-on
Reset
Watchdog
Timer
Brown-out
Reset
Precision
Reference
Band Gap
FRC/LPRC
Oscillators
Regulator
Voltage
VCAP/VCORE
OSC/SOSC
Oscillators
PLL
Dividers
SYSCLK
PBCLK
Peripheral Bus Clocked by SYSCLK
U
S
B
PLL-USB
USBCLK
32
RTCC
10-bit ADC
Timer1-5
32
32
C
A
N
1
,
C
A
N
2
E
T
H
E
R
N
E
T
32 32
CPU Core
PIC32MX5XX/6XX/7XX
DS61156G-page 32 2009-2011 Microchip Technology Inc.
TABLE 1-1: PINOUT I/O DESCRIPTIONS
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
AN0 16 25 K2 I Analog Analog input channels.
AN1 15 24 K1 I Analog
AN2 14 23 J2 I Analog
AN3 13 22 J1 I Analog
AN4 12 21 H2 I Analog
AN5 11 20 H1 I Analog
AN6 17 26 L1 I Analog
AN7 18 27 J3 I Analog
AN8 21 32 K4 I Analog
AN9 22 33 L4 I Analog
AN10 23 34 L5 I Analog
AN11 24 35 J5 I Analog
AN12 27 41 J7 I Analog
AN13 28 42 L7 I Analog
AN14 29 43 K7 I Analog
AN15 30 44 L8 I Analog
CLKI 39 63 F9 I ST/CMOS External clock source input. Always associated
with OSC1 pin function.
CLKO 40 64 F11 O Oscillator crystal output. Connects to crystal or
resonator in Crystal Oscillator mode. Optionally
functions as CLKO in RC and EC modes.
Always associated with OSC2 pin function.
OSC1 39 63 F9 I ST/CMOS Oscillator crystal input. ST buffer when
configured in RC mode; CMOS otherwise.
OSC2 40 64 F11 I/O Oscillator crystal output. Connects to crystal or
resonator in Crystal Oscillator mode. Optionally
functions as CLKO in RC and EC modes.
SOSCI 47 73 C10 I ST/CMOS 32.768 kHz low-power oscillator crystal input;
CMOS otherwise.
SOSCO 48 74 B11 O 32.768 kHz low-power oscillator crystal output.
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 33
PIC32MX5XX/6XX/7XX
CN0 48 74 B11 I ST Change notification inputs.
Can be software programmed for internal weak
pull-ups on all inputs.
CN1 47 73 C10 I ST
CN2 16 25 K2 I ST
CN3 15 24 K1 I ST
CN4 14 23 J2 I ST
CN5 13 22 J1 I ST
CN6 12 21 H2 I ST
CN7 11 20 H1 I ST
CN8 4 10 E3 I ST
CN9 5 11 F4 I ST
CN10 6 12 F2 I ST
CN11 8 14 F3 I ST
CN12 30 44 L8 I ST
CN13 52 81 C8 I ST
CN14 53 82 B8 I ST
CN15 54 83 D7 I ST
CN16 55 84 C7 I ST
CN17 31 49 L10 I ST
CN18 32 50 L11 I ST
CN19 80 D8 I ST
CN20 47 L9 I ST
CN21 48 K9 I ST
IC1 42 68 E9 I ST Capture Inputs 1-5
IC2 43 69 E10 I ST
IC3 44 70 D11 I ST
IC4 45 71 C11 I ST
IC5 52 79 A9 I ST
OCFA 17 26 L1 I ST Output Compare Fault A Input
OC1 46 72 D9 O Output Compare Output 1
OC2 49 76 A11 O Output Compare Output 2
OC3 50 77 A10 O Output Compare Output 3
OC4 51 78 B9 O Output Compare Output 4
OC5 52 81 C8 O Output Compare Output 5
OCFB 30 44 L8 I ST Output Compare Fault B Input
INT0 46 72 D9 I ST External Interrupt 0
INT1 42 18 G1 I ST External Interrupt 1
INT2 43 19 G2 I ST External Interrupt 2
INT3 44 66 E11 I ST External Interrupt 3
INT4 45 67 E8 I ST External Interrupt 4
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 34 2009-2011 Microchip Technology Inc.
RA0 17 G3 I/O ST PORTA is a bidirectional I/O port
RA1 38 J6 I/O ST
RA2 58 H11 I/O ST
RA3 59 G10 I/O ST
RA4 60 G11 I/O ST
RA5 61 G9 I/O ST
RA6 91 C5 I/O ST
RA7 92 B5 I/O ST
RA9 28 L2 I/O ST
RA10 29 K3 I/O ST
RA14 66 E11 I/O ST
RA15 67 E8 I/O ST
RB0 16 25 K2 I/O ST PORTB is a bidirectional I/O port
RB1 15 24 K1 I/O ST
RB2 14 23 J2 I/O ST
RB3 13 22 J1 I/O ST
RB4 12 21 H2 I/O ST
RB5 11 20 H1 I/O ST
RB6 17 26 L1 I/O ST
RB7 18 27 J3 I/O ST
RB8 21 32 K4 I/O ST
RB9 22 33 L4 I/O ST
RB10 23 34 L5 I/O ST
RB11 24 35 J5 I/O ST
RB12 27 41 J7 I/O ST
RB13 28 42 L7 I/O ST
RB14 29 43 K7 I/O ST
RB15 30 44 L8 I/O ST
RC1 6 D1 I/O ST PORTC is a bidirectional I/O port
RC2 7 E4 I/O ST
RC3 8 E2 I/O ST
RC4 9 E1 I/O ST
RC12 39 63 F9 I/O ST
RC13 47 73 C10 I/O ST
RC14 48 74 B11 I/O ST
RC15 40 64 F11 I/O ST
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 35
PIC32MX5XX/6XX/7XX
RD0 46 72 D9 I/O ST PORTD is a bidirectional I/O port
RD1 49 76 A11 I/O ST
RD2 50 77 A10 I/O ST
RD3 51 78 B9 I/O ST
RD4 52 81 C8 I/O ST
RD5 53 82 B8 I/O ST
RD6 54 83 D7 I/O ST
RD7 55 84 C7 I/O ST
RD8 42 68 E9 I/O ST
RD9 43 69 E10 I/O ST
RD10 44 70 D11 I/O ST
RD11 45 71 C11 I/O ST
RD12 79 A9 I/O ST
RD13 80 D8 I/O ST
RD14 47 L9 I/O ST
RD15 48 K9 I/O ST
RE0 60 93 A4 I/O ST PORTE is a bidirectional I/O port
RE1 61 94 B4 I/O ST
RE2 62 98 B3 I/O ST
RE3 63 99 A2 I/O ST
RE4 64 100 A1 I/O ST
RE5 1 3 D3 I/O ST
RE6 2 4 C1 I/O ST
RE7 3 5 D2 I/O ST
RE8 18 G1 I/O ST
RE9 19 G2 I/O ST
RF0 58 87 B6 I/O ST PORTF is a bidirectional I/O port
RF1 59 88 A6 I/O ST
RF2 52 K11 I/O ST
RF3 33 51 K10 I/O ST
RF4 31 49 L10 I/O ST
RF5 32 50 L11 I/O ST
RF8 53 J10 I/O ST
RF12 40 K6 I/O ST
RF13 39 L6 I/O ST
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 36 2009-2011 Microchip Technology Inc.
RG0 90 A5 I/O ST PORTG is a bidirectional I/O port
RG1 89 E6 I/O ST
RG6 4 10 E3 I/O ST
RG7 5 11 F4 I/O ST
RG8 6 12 F2 I/O ST
RG9 8 14 F3 I/O ST
RG12 96 C3 I/O ST
RG13 97 A3 I/O ST
RG14 95 C4 I/O ST
RG15 1 B2 I/O ST
RG2 37 57 H10 I ST PORTG input pins
RG3 36 56 J11 I ST
T1CK 48 74 B11 I ST Timer1 external clock input
T2CK 6 D1 I ST Timer2 external clock input
T3CK 7 E4 I ST Timer3 external clock input
T4CK 8 E2 I ST Timer4 external clock input
T5CK 9 E1 I ST Timer5 external clock input
U1CTS 43 47 L9 I ST UART1 clear to send
U1RTS 49 48 K9 O UART1 ready to send
U1RX 50 52 K11 I ST UART1 receive
U1TX
51 53 J10
O UART1 transmit
U3CTS 8 14 F3 I ST UART3 clear to send
U3RTS 4 10 E3 O UART3 ready to send
U3RX
5 11 F4
I ST UART3 receive
U3TX
6 12 F2
O UART3 transmit
U2CTS 21 40 K6 I ST UART2 clear to send
U2RTS 29 39 L6 O UART2 ready to send
U2RX
31 49 L10
I ST UART2 receive
U2TX
32 50 L11
O UART2 transmit
U4RX
43 47 L9
I ST UART4 receive
U4TX 49 48 K9 O UART4 transmit
U6RX
8 14 F3
I ST UART6 receive
U6TX
4 10 E3
O UART6 transmit
U5RX 21 40 K6 I ST UART5 receive
U5TX
29 39 L6
O UART5 transmit
SCK1 70 D11 I/O ST Synchronous serial clock input/output for SPI1
SDI1 9 E1 I ST SPI1 data in
SDO1 72 D9 O SPI1 data out
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 37
PIC32MX5XX/6XX/7XX
SS1 69 E10 I/O ST SPI1 slave synchronization or frame pulse I/O
SCK3 49 48 K9 I/O ST Synchronous serial clock input/output for SPI3
SDI3 50 52 K11 I ST SPI3 data in
SDO3 51 53 J10 O SPI3 data out
SS3 43 47 L9 I/O ST SPI3 slave synchronization or frame pulse I/O
SCK2 4 10 E3 I/O ST Synchronous serial clock input/output for SPI2
SDI2 5 11 F4 I ST SPI2 data in
SDO2 6 12 F2 O SPI2 data out
SS2 8 14 F3 I/O ST SPI2 slave synchronization or frame pulse I/O
SCK4 29 39 L6 I/O ST Synchronous serial clock input/output for SPI4
SDI4 31 49 L10 I ST SPI4 data in
SDO4 32 50 L11 O SPI4 data out
SS4 21 40 K6 I/O ST SPI4 slave synchronization or frame pulse I/O
SCL1 44 66 E11 I/O ST Synchronous serial clock input/output for I2C1
SDA1 43 67 E8 I/O ST Synchronous serial data input/output for I2C1
SCL3 51 53 J10 I/O ST Synchronous serial clock input/output for I2C3
SDA3 50 52 K11 I/O ST Synchronous serial data input/output for I2C3
SCL2 58 H11 I/O ST Synchronous serial clock input/output for I2C2
SDA2 59 G10 I/O ST Synchronous serial data input/output for I2C2
SCL4 6 12 F2 I/O ST Synchronous serial clock input/output for I2C4
SDA4 5 11 F4 I/O ST Synchronous serial data input/output for I2C4
SCL5 32 50 L11 I/O ST Synchronous serial clock input/output for I2C5
SDA5 31 49 L10 I/O ST Synchronous serial data input/output for I2C5
TMS 23 17 G3 I ST JTAG Test mode select pin
TCK 27 38 J6 I ST JTAG test clock input pin
TDI 28 60 G11 I ST JTAG test data input pin
TDO 24 61 G9 O JTAG test data output pin
RTCC 42 68 E9 O Real-Time Clock alarm output
CVREF- 15 28 L2 I Analog Comparator Voltage Reference (low)
CVREF+ 16 29 K3 I Analog Comparator Voltage Reference (high)
CVREFOUT 23 34 L5 O Analog Comparator Voltage Reference output
C1IN- 12 21 H2 I Analog Comparator 1 negative input
C1IN+ 11 20 H1 I Analog Comparator 1 positive input
C1OUT 21 32 K4 O Comparator 1 output
C2IN- 14 23 J2 I Analog Comparator 2 negative input
C2IN+ 13 22 J1 I Analog Comparator 2 positive input
C2OUT 22 33 L4 O Comparator 2 output
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 38 2009-2011 Microchip Technology Inc.
PMA0 30 44 L8 I/O TTL/ST Parallel Master Port Address bit 0 input
(Buffered Slave modes) and output (Master
modes)
PMA1 29 43 K7 I/O TTL/ST Parallel Master Port Address bit 1 input
(Buffered Slave modes) and output (Master
modes)
PMA2 8 14 F3 O Parallel Master Port address (Demultiplexed
Master modes)
PMA3 6 12 F2 O
PMA4 5 11 F4 O
PMA5 4 10 E3 O
PMA6 16 29 K3 O
PMA7 22 28 L2 O
PMA8 32 50 L11 O
PMA9 31 49 L10 O
PMA10 28 42 L7 O
PMA11 27 41 J7 O
PMA12 24 35 J5 O
PMA13 23 34 L5 O
PMA14 45 71 C11 O
PMA15 44 70 D11 O
PMCS1 45 71 C11 O Parallel Master Port Chip Select 1 strobe
PMCS2 44 70 D11 O Parallel Master Port Chip Select 2 strobe
PMD0 60 93 A4 I/O TTL/ST Parallel Master Port data (Demultiplexed
Master mode) or address/data (Multiplexed
Master modes)
PMD1 61 94 B4 I/O TTL/ST
PMD2 62 98 B3 I/O TTL/ST
PMD3 63 99 A2 I/O TTL/ST
PMD4 64 100 A1 I/O TTL/ST
PMD5 1 3 D3 I/O TTL/ST
PMD6 2 4 C1 I/O TTL/ST
PMD7 3 5 D2 I/O TTL/ST
PMD8 90 A5 I/O TTL/ST
PMD9 89 E6 I/O TTL/ST
PMD10 88 A6 I/O TTL/ST
PMD11 87 B6 I/O TTL/ST
PMD12 79 A9 I/O TTL/ST
PMD13 80 D8 I/O TTL/ST
PMD14 83 D7 I/O TTL/ST
PMD15 84 C7 I/O TTL/ST
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 39
PIC32MX5XX/6XX/7XX
PMALL 30 44 L8 O Parallel Master Port address latch enable
low byte (Multiplexed Master modes)
PMALH 29 43 K7 O Parallel Master Port address latch enable
high byte (Multiplexed Master modes)
PMRD 53 82 B8 O Parallel Master Port read strobe
PMWR 52 81 C8 O Parallel Master Port write strobe
VBUS 34 54 H8 I Analog USB bus power monitor
VUSB 35 55 H9 P USB internal transceiver supply. If the USB
module is not used, this pin must be connected
to VDD.
VBUSON 11 20 H1 O USB Host and OTG bus power control output
D+ 37 57 H10 I/O Analog USB D+
D- 36 56 J11 I/O Analog USB D-
USBID 33 51 K10 I ST USB OTG ID detect
C1RX 58 87 B6 I ST CAN1 bus receive pin
C1TX 59 88 A6 O CAN1 bus transmit pin
AC1RX 32 40 K6 I ST Alternate CAN1 bus receive pin
AC1TX 31 39 L6 O Alternate CAN1 bus transmit pin
C2RX 29 90 A5 I ST CAN2 bus receive pin
C2TX 21 89 E6 O CAN2 bus transmit pin
AC2RX 8 E2 1 ST Alternate CAN2 bus receive pin
AC2TX 7 E4 O Alternate CAN2 bus transmit pin
ERXD0 61 41 J7 I ST Ethernet Receive Data 0
(2)
ERXD1 60 42 L7 I ST Ethernet Receive Data 1
(2)
ERXD2 59 43 K7 I ST Ethernet Receive Data 2
(2)
ERXD3 58 44 L8 I ST Ethernet Receive Data 3
(2)
ERXERR 64 35 J5 I ST Ethernet receive error input
(2)
ERXDV 62 12 F2 I ST Ethernet receive data valid
(2)
ECRSDV 62 12 F2 I ST Ethernet carrier sense data valid
(2)
ERXCLK 63 14 F3 I ST Ethernet receive clock
(2)
EREFCLK 63 14 F3 I ST Ethernet reference clock
(2)
ETXD0 2 88 A6 O Ethernet Transmit Data 0
(2)
ETXD1 3 87 B6 O Ethernet Transmit Data 1
(2)
ETXD2 43 79 A9 O Ethernet Transmit Data 2
(2)
ETXD3 42 80 D8 O Ethernet Transmit Data 3
(2)
ETXERR 54 89 E6 O Ethernet transmit error
(2)
ETXEN 1 83 D7 O Ethernet transmit enable
(2)
ETXCLK 55 84 C7 I ST Ethernet transmit clock
(2)
ECOL 44 10 E3 I ST Ethernet collision detect
(2)
ECRS 45 11 F4 I ST Ethernet carrier sense
(2)
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 40 2009-2011 Microchip Technology Inc.
EMDC 30 71 C11 O Ethernet management data clock
(2)
EMDIO 49 68 E9 I/O Ethernet management data
(2)
AERXD0 43 18 G1 I ST Alternate Ethernet Receive Data 0
(2)
AERXD1 42 19 G2 I ST Alternate Ethernet Receive Data 1
(2)
AERXD2 28 L2 I ST Alternate Ethernet Receive Data 2
(2)
AERXD3 29 K3 I ST Alternate Ethernet Receive Data 3
(2)
AERXERR 55 1 B2 I ST Alternate Ethernet receive error input
(2)
AERXDV 12 F2 I ST Alternate Ethernet receive data valid
(2)
AECRSDV 44 12 F2 I ST Alternate Ethernet carrier sense data valid
(2)
AERXCLK 14 F3 I ST Alternate Ethernet receive clock
(2)
AEREFCLK 45 14 F3 I ST Alternate Ethernet reference clock
(2)
AETXD0 59 47 L9 O Alternate Ethernet Transmit Data 0
(2)
AETXD1 58 48 K9 O Alternate Ethernet Transmit Data 1
(2)
AETXD2 44 L8 O Alternate Ethernet Transmit Data 2
(2)
AETXD3 43 K7 O Alternate Ethernet Transmit Data 3
(2)
AETXERR 35 J5 O Alternate Ethernet transmit error
(2)
AETXEN 54 67 E8 O Alternate Ethernet transmit enable
(2)
AETXCLK 66 E11 I ST Alternate Ethernet transmit clock
(2)
AECOL 42 L7 I ST Alternate Ethernet collision detect
(2)
AECRS 41 J7 I ST Alternate Ethernet carrier sense
(2)
AEMDC 30 71 C11 O Alternate Ethernet Management Data clock
(2)
AEMDIO 49 68 E9 I/O Alternate Ethernet Management Data
(2)
TRCLK 91 C5 O Trace clock
TRD0 97 A3 O Trace Data bits 0-3
TRD1 96 C3 O
TRD2 95 C4 O
TRD3 92 B5 O
PGED1 16 25 K2 I/O ST Data I/O pin for Programming/Debugging
Communication Channel 1
PGEC1 15 24 K1 I ST Clock input pin for Programming/Debugging
Communication Channel 1
PGED2 18 27 J3 I/O ST Data I/O pin for Programming/Debugging
Communication Channel 2
PGEC2 17 26 L1 I ST Clock input pin for Programming/Debugging
Communication Channel 2
MCLR 7 13 F1 I/P ST Master Clear (Reset) input. This pin is an
active-low Reset to the device.
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
2009-2011 Microchip Technology Inc. DS61156G-page 41
PIC32MX5XX/6XX/7XX
AVDD 19 30 J4 P P Positive supply for analog modules. This pin
must be connected at all times.
AVSS 20 31 L3 P P Ground reference for analog modules
VDD 10, 26, 38,
57
2, 16, 37,
46, 62, 86
A7, C2,
C9, E5,
K8, F8,
G5, H4, H6
P Positive supply for peripheral logic and I/O pins
VCAP/VCORE 56 85 B7 P Capacitor for Internal Voltage Regulator
VSS 9, 25, 41 15, 36, 45,
65, 75
A8, B10,
D4, D5,
E7, F5,
F10, G6,
G7, H3
P Ground reference for logic and I/O pins. This
pin must be connected at all times.
VREF+ 16 29 K3 I Analog Analog voltage reference (high) input
VREF- 15 28 L2 I Analog Analog voltage reference (low) input
TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
(1)
Pin
Type
Buffer
Type
Description
64-Pin
QFN/TQFP
100-Pin
TQFP
121-Pin
XBGA
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power
ST = Schmitt Trigger input with CMOS levels O = Output I = Input
TTL = TTL input buffer
Note 1: Pin numbers are provided for reference only. See the Pin Diagrams section for device pin availability.
2: See Section 24.0 Ethernet Controller for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 42 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 43
PIC32MX5XX/6XX/7XX
2.0 GUIDELINES FOR GETTING
STARTED WITH 32-BIT
MICROCONTROLLERS
2.1 Basic Connection Requirements
Getting started with the PIC32MX5XX/6XX/7XX family
of 32-bit Microcontrollers (MCUs) requires attention to
a minimal set of device pin connections before pro-
ceeding with development. The following is a list of pin
names, which must always be connected:
All VDD and VSS pins
(see Section 2.2 Decoupling Capacitors)
All AVDD and AVSS pins even if the ADC module is
not used
(see Section 2.2 Decoupling Capacitors)
VCAP/VCORE pin
(see Section 2.3 Capacitor on Internal Voltage
Regulator (VCAP/VCORE))
MCLR pin
(see Section 2.4 Master Clear (MCLR) Pin)
PGECx/PGEDx pins used for In-Circuit Serial
Programming (ICSP) and debugging
purposes
(see Section 2.5 ICSP Pins)
OSC1 and OSC2 pins when external oscillator
source is used
(see Section 2.8 External Oscillator Pins)
The following pin may be required, as well:
VREF+/VREF- pins used when external voltage reference
for ADC module is implemented
2.2 Decoupling Capacitors
The use of decoupling capacitors on power supply
pins, such as VDD, VSS, AVDD and AVSS is required.
See Figure 2-1.
Consider the following criteria when using decoupling
capacitors:
Value and type of capacitor: A value of 0.1 F
(100 nF), 10-20V is recommended. The capacitor
should be a low Equivalent Series Resistance
(low-ESR) capacitor and have resonance fre-
quency in the range of 20 MHz and higher. It is
further recommended to use ceramic capacitors.
Placement on the printed circuit board: The
decoupling capacitors should be placed as close
to the pins as possible. It is recommended that
the capacitors be placed on the same side of
the board as the device. If space is constricted,
the capacitor can be placed on another layer on
the PCB using a via; however, ensure that the
trace length from the pin to the capacitor is
within one-quarter inch (6 mm) in length.
Handling high frequency noise: If the board is
experiencing high frequency noise, upward of
tens of MHz, add a second ceramic-type capacitor
in parallel to the above described decoupling
capacitor. The value of the second capacitor can
be in the range of 0.01 F to 0.001 F. Place this
second capacitor next to the primary decoupling
capacitor. In high-speed circuit designs, consider
implementing a decade pair of capacitances as
close to the power and ground pins as possible.
For example, 0.1 F in parallel with 0.001 F.
Maximizing performance: On the board layout
from the power supply circuit, run the power and
return traces to the decoupling capacitors first,
and then to the device pins. This ensures that the
decoupling capacitors are first in the power chain.
Equally important is to keep the trace length
between the capacitor and the power pins to a
minimum, thereby reducing PCB track
inductance.
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to the related section of the
PIC32 Family Reference Manual, which
is available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Note: The AVDD and AVSS pins must be
connected, regardless of the ADC use
and the ADC voltage reference source.
PIC32MX5XX/6XX/7XX
DS61156G-page 44 2009-2011 Microchip Technology Inc.
FIGURE 2-1: RECOMMENDED
MINIMUM CONNECTION
2.2.1 BULK CAPACITORS
The use of a bulk capacitor is recommended to improve
power supply stability. Typical values range from 4.7 F
to 47 F. This capacitor should be located as close to
the device as possible.
2.3 Capacitor on Internal Voltage
Regulator (VCAP/VCORE)
2.3.1 INTERNAL REGULATOR MODE
A low-ESR (1 ohm) capacitor is required on the
VCAP/VCORE pin, which is used to stabilize the internal
voltage regulator output. The VCAP/VCORE pin must not
be connected to VDD, and must have a CEFC capaci-
tor, with at least a 6V rating, connected to ground. The
type can be ceramic or tantalum. Refer to Section 31.0
Electrical Characteristics for additional information
on CEFC specifications.
2.4 Master Clear (MCLR) Pin
The MCLR pin provides two specific device
functions:
Device Reset
Device Programming and Debugging
Pulling The MCLR pin low generates a device Reset.
Figure 2-2 illustrates a typical MCLR circuit. During
device programming and debugging, the resistance
and capacitance that can be added to the pin must
be considered. Device programmers and debuggers
drive the MCLR pin. Consequently, specific voltage
levels (VIH and VIL) and fast signal transitions must
not be adversely affected. Therefore, specific values
of R and C will need to be adjusted based on the
application and PCB requirements.
For example, as illustrated in Figure 2-2, it is
recommended that the capacitor C, be isolated from
the MCLR pin during programming and debugging
operations.
Place the components illustrated in Figure 2-2 within
one-quarter inch (6 mm) from the MCLR pin.
FIGURE 2-2: EXAMPLE OF MCLR PIN
CONNECTIONS
PIC32
V
D
D
V
S
S
VDD
VSS
VSS
VDD
A
V
D
D
A
V
S
S
V
D
D
V
S
S
C
R
VDD
MCLR
0.1 F
Ceramic
V
C
A
P
/
V
C
O
R
E
10
R1
CBP
0.1 F
Ceramic
CBP
0.1 F
Ceramic
CBP
0.1 F
Ceramic
CBP
0.1 F
Ceramic
CBP
CEFC
Note 1: R 10 k is recommended. A suggested start-
ing value is 10 k. Ensure that the MCLR pin
VIH and VIL specifications are met.
2: R1 470 will limit any current flowing into
MCLR from the external capacitor C, in the
event of MCLR pin breakdown, due to
Electrostatic Discharge (ESD) or Electrical
Overstress (EOS). Ensure that the MCLR pin
VIH and VIL specifications are met.
3: The capacitor can be sized to prevent uninten-
tional Resets from brief glitches or to extend
the device Reset period during the POR.
C
R1
R
VDD
MCLR
PIC32
JP
2009-2011 Microchip Technology Inc. DS61156G-page 45
PIC32MX5XX/6XX/7XX
2.5 ICSP Pins
The PGECx and PGEDx pins are used for In-Circuit
Serial Programming (ICSP) and debugging pur-
poses. It is recommended to keep the trace length
between the ICSP connector and the ICSP pins on the
device as short as possible. If the ICSP connector is
expected to experience an ESD event, a series resistor
is recommended, with the value in the range of a few
tens of Ohms, not to exceed 100 Ohms.
Pull-up resistors, series diodes and capacitors on the
PGECx and PGEDx pins are not recommended as they
will interfere with the programmer/debugger communi-
cations to the device. If such discrete components are
an application requirement, they should be removed
from the circuit during programming and debugging.
Alternatively, refer to the AC/DC characteristics and
timing requirements information in the respective
device Flash programming specification for information
on capacitive loading limits and pin input voltage high
(VIH) and input low (VIL) requirements.
Ensure that the Communication Channel Select (i.e.,
PGECx/PGEDx pins) programmed into the device
matches the physical connections for the ICSP to
MPLAB
ICD 2, MPLAB
ICD 3 or MPLAB
REAL
ICE.
For more information on ICD 2, ICD 3 and REAL ICE
connection requirements, refer to the following
documents that are available on the Microchip web
site.
MPLAB
M4K
code compression
- 16-bit encoding of 32-bit instructions to
improve code density
- Special PC-relative instructions for efficient
loading of addresses and constants
- SAVE and RESTORE macro instructions for
setting up and tearing down stack frames
within subroutines
- Improved support for handling 8 and 16-bit
data types
Simple Fixed Mapping Translation (FMT)
mechanism
Simple dual bus interface
- Independent 32-bit address and data busses
- Transactions can be aborted to improve
interrupt latency
Autonomous multiply/divide unit
- Maximum issue rate of one 32x16 multiply
per clock
- Maximum issue rate of one 32x32 multiply
every other clock
- Early-in iterative divide. Minimum 11 and
maximum 33 clock latency (dividend (rs) sign
extension-dependent)
Power control
- Minimum frequency: 0 MHz
- Low-Power mode (triggered by WAIT
instruction)
- Extensive use of local gated clocks
EJTAG debug and instruction trace
- Support for single stepping
- Virtual instruction and data address/value
- Breakpoints
- PC tracing with trace compression
FIGURE 3-1: MIPS
M4K
M4K
M4K
M4K
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-1: BUS MATRIX REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
2000 BMXCON
(1)
31:16 BMXCHEDMA BMXERRIXI BMXERRICD BMXERRDMA BMXERRDS BMXERRIS 001F
15:0 BMXWSDRM BMXARB<2:0> 0041
2010 BMXDKPBA
(1)
31:16 0000
15:0 BMXDKPBA<15:0> 0000
2020 BMXDUDBA
(1)
31:16 0000
15:0 BMXDUDBA<15:0> 0000
2030 BMXDUPBA
(1)
31:16 0000
15:0 BMXDUPBA<15:0> 0000
2040 BMXDRMSZ
31:16
BMXDRMSZ<31:0>
xxxx
15:0 xxxx
2050 BMXPUPBA
(1)
31:16 BMXPUPBA<19:16> 0000
15:0 BMXPUPBA<15:0> 0000
2060 BMXPFMSZ
31:16
BMXPFMSZ<31:0>
xxxx
15:0 xxxx
2070 BMXBOOTSZ
31:16
BMXBOOTSZ<31:0>
0000
15:0 3000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
6
3
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND
PIC32MX575F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
1000 INTCON
31:16 SS0 0000
15:0 FRZ MVEC TPC<2:0> INT4EP INT3EP INT2EP INT1EP INT0EP 0000
1010 INTSTAT
(3)
31:16 0000
15:0 SRIPL<2:0> VEC<5:0> 0000
1020 IPTMR
31:16
IPTMR<31:0>
0000
15:0 0000
1030 IFS0
I2C1MIF I2C1SIF I2C1BIF
U1TXIF U1RXIF U1EIF
OC5IF IC5IF T5IF INT4IF OC4IF IC4IF T4IF 0000 31:16 SPI3TXIF SPI3RXIF SPI3EIF
I2C3MIF I2C3SIF I2C3BIF
15:0 INT3IF OC3IF IC3IF T3IF INT2IF OC2IF IC2IF T2IF INT1IF OC1IF IC1IF T1IF INT0IF CS1IF CS0IF CTIF 0000
1040 IFS1
31:16 IC3EIF IC2EIF IC1EIF CAN1IF USBIF FCEIF DMA7IF
(2)
DMA6IF
(2)
DMA5IF
(2)
DMA4IF
(2)
DMA3IF DMA2IF DMA1IF DMA0IF 0000
RTCCIF FSCMIF
U2TXIF U2RXIF U2EIF U3TXIF U3RXIF U3EIF
CMP2IF CMP1IF PMPIF AD1IF CNIF 0000 15:0 SPI4TXIF SPI4RXIF SPI4EIF SPI2TXIF SPI2RXIF SPI2EIF
I2C5MIF I2C5SIF I2C5BIF I2C4MIF I2C4SIF I2C4BIF
1050 IFS2
31:16
15:0
0000
U5TXIF U5RXIF U5EIF U6TXIF U6RXIF U6EIF U4TXIF U4RXIF U4EIF PMPEIF IC5EIF IC4EIF 0000
1060 IEC0
I2C1MIE I2C1SIE I2C1BIE
U1TXIE U1RXIE U1EIE
OC5IE IC5IE T5IE INT4IE OC4IE IC4IE T4IE 0000 31:16 SPI3TXIE SPI3RXIE SPI3EIE
I2C3MIE I2C3SIE I2C3BIE
15:0 INT3IE OC3IE IC3IE T3IE INT2IE OC2IE IC2IE T2IE INT1IE OC1IE IC1IE T1IE INT0IE CS1IE CS0IE CTIE 0000
1070 IEC1
31:16 IC3EIE IC2EIE IC1EIE CAN1IE USBIE FCEIE DMA7IE
(2)
DMA6IE
(2)
DMA5IE
(2)
DMA4IE
(2)
DMA3IE DMA2IE DMA1IE DMA0IE 0000
RTCCIE FSCMIE
U2TXIE U2RXIE U2EIE U3TXIE U3RXIE U3EIE
CMP2IE CMP1IE PMPIE AD1IE CNIE 0000 15:0 SPI4TXIE SPI4RXIE SPI4EIE SPI2TXIE SPI2RXIE SPI2EIE
I2C5MIE I2C5SIE I2C5BIE I2C4MIE I2C4SIE I2C4BIE
1080 IEC2
31:16 0000
15:0 U5TXIE U5RXIE U5EIE U6TXIE U6RXIE U6EIE U4TXIE U4RXIE U4EIE PMPEIE IC5EIE IC4EIE 0000
1090 IPC0
31:16 INT0IP<2:0> INT0IS<1:0> CS1IP<2:0> CS1IS<1:0> 0000
15:0 CS0IP<2:0> CS0IS<1:0> CTIP<2:0> CTIS<1:0> 0000
10A0 IPC1
31:16 INT1IP<2:0> INT1IS<1:0> OC1IP<2:0> OC1IS<1:0> 0000
15:0 IC1IP<2:0> IC1IS<1:0> T1IP<2:0> T1IS<1:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET
and INV Registers for more information.
2: These bits are not available on PIC32MX534/564/664/764 devices.
3: This register does not have associated CLR, SET, and INV registers.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
6
4
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
10B0 IPC2
31:16 INT2IP<2:0> INT2IS<1:0> OC2IP<2:0> OC2IS<1:0> 0000
15:0 IC2IP<2:0> IC2IS<1:0> T2IP<2:0> T2IS<1:0> 0000
10C0 IPC3
31:16 INT3IP<2:0> INT3IS<1:0> OC3IP<2:0> OC3IS<1:0> 0000
15:0 IC3IP<2:0> IC3IS<1:0> T3IP<2:0> T3IS<1:0> 0000
10D0 IPC4
31:16 INT4IP<2:0> INT4IS<1:0> OC4IP<2:0> OC4IS<1:0> 0000
15:0 IC4IP<2:0> IC4IS<1:0> T4IP<2:0> T4IS<1:0> 0000
10E0 IPC5
31:16 OC5IP<2:0> OC5IS<1:0> 0000
15:0 IC5IP<2:0> IC5IS<1:0> T5IP<2:0> T5IS<1:0> 0000
10F0 IPC6
31:16 AD1IP<2:0> AD1IS<1:0> CNIP<2:0> CNIS<1:0> 0000
I2C1IP<2:0> I2C1IS<1:0>
U1IP<2:0> U1IS<1:0>
0000 15:0 SPI3IP<2:0> SPI3IS<1:0>
I2C3IP<2:0> I2C3IS<1:0>
1100 IPC7
U3IP<2:0> U3IS<1:0>
CMP2IP<2:0> CMP2IS<1:0> 0000 31:16 SPI2IP<2:0> SPI2IS<1:0>
I2C4IP<2:0> I2C4IS<1:0>
15:0 CMP1IP<2:0> CMP1IS<1:0> PMPIP<2:0> PMPIS<1:0> 0000
1110 IPC8
31:16 RTCCIP<2:0> RTCCIS<1:0> FSCMIP<2:0> FSCMIS<1:0> 0000
U2IP<2:0> U2IS<1:0>
0000 15:0 SPI4IP<2:0> SPI4IS<1:0>
I2C5IP<2:0> I2C5IS<1:0>
1120 IPC9
31:16 DMA3IP<2:0> DMA3IS<1:0> DMA2IP<2:0> DMA2IS<1:0> 0000
15:0 DMA1IP<2:0> DMA1IS<1:0> DMA0IP<2:0> DMA0IS<1:0> 0000
1130 IPC10
31:16 DMA7IP<2:0>
(2)
DMA7IS<1:0>
(2)
DMA6IP<2:0>
(2)
DMA6IS<1:0>
(2)
0000
15:0 DMA5IP<2:0>
(2)
DMA5IS<1:0>
(2)
DMA4IP<2:0>
(2)
DMA4IS<1:0>
(2)
0000
1140 IPC11
31:16 CAN1IP<2:0> CAN1IS<1:0> 0000
15:0 USBIP<2:0> USBIS<1:0> FCEIP<2:0> FCEIS<1:0> 0000
1150 IPC12
31:16 U5IP<2:0> U5IS<1:0> U6IP<2:0> U6IS<1:0> 0000
15:0 U4IP<2:0> U4IS<1:0> 0000
TABLE 4-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND
PIC32MX575F512H DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET
and INV Registers for more information.
2: These bits are not available on PIC32MX534/564/664/764 devices.
3: This register does not have associated CLR, SET, and INV registers.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
6
5
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-3: INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND
PIC32MX695F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
1000 INTCON
31:16 SS0 0000
15:0 FRZ MVEC TPC<2:0> INT4EP INT3EP INT2EP INT1EP INT0EP 0000
1010 INTSTAT
(3)
31:16 0000
15:0 SRIPL<2:0> VEC<5:0> 0000
1020 IPTMR
31:16
IPTMR<31:0>
0000
15:0 0000
1030 IFS0
I2C1MIF I2C1SIF I2C1BIF
U1TXIF U1RXIF U1EIF
OC5IF IC5IF T5IF INT4IF OC4IF IC4IF T4IF 0000 31:16 SPI3TXIF SPI3RXIF SPI3EIF
I2C3MIF I2C3SIF I2C3BIF
15:0 INT3IF OC3IF IC3IF T3IF INT2IF OC2IF IC2IF T2IF INT1IF OC1IF IC1IF T1IF INT0IF CS1IF CS0IF CTIF 0000
1040 IFS1
31:16 IC3EIF IC2EIF IC1EIF ETHIF USBIF FCEIF DMA7IF
(2)
DMA6IF
(2)
DMA5IF
(2)
DMA4IF
(2)
DMA3IF DMA2IF DMA1IF DMA0IF 0000
RTCCIF FSCMIF
U2TXIF U2RXIF U2EIF U3TXIF U3RXIF U3EIF
CMP2IF CMP1IF PMPIF AD1IF CNIF 0000 15:0 SPI4TXIF SPI4RXIF SPI4EIF SPI2TXIF SPI2RXIF SPI2EIF
I2C5MIF I2C5SIF I2C5BIF I2C4MIF I2C4SIF I2C4BIF
1050 IFS2
31:16 0000
15:0 U5TXIF U5RXIF U5EIF U6TXIF U6RXIF U6EIF U4TXIF U4RXIF U4EIF PMPEIF IC5EIF IC4EIF 0000
1060 IEC0
I2C1MIE I2C1SIE I2C1BIE
U1TXIE U1RXIE U1EIE
OC5IE IC5IE T5IE INT4IE OC4IE IC4IE T4IE 0000 31:16 SPI3TXIE SPI3RXIE SPI3EIE
I2C3MIE I2C3SIE I2C3BIE
15:0 INT3IE OC3IE IC3IE T3IE INT2IE OC2IE IC2IE T2IE INT1IE OC1IE IC1IE T1IE INT0IE CS1IE CS0IE CTIE 0000
1070 IEC1
31:16 IC3EIE IC2EIE IC1EIE ETHIE USBIE FCEIE DMA7IE
(2)
DMA6IE
(2)
DMA5IE
(2)
DMA4IE
(2)
DMA3IE DMA2IE DMA1IE DMA0IE 0000
RTCCIE FSCMIE
U2TXIE U2RXIE U2EIE U3TXIE U3RXIE U3EIE
CMP2IE CMP1IE PMPIE AD1IE CNIE 0000 15:0 SPI4TXIE SPI4RXIE SPI4EIE SPI2TXIE SPI2RXIE SPI2EIE
I2C5MIE I2C5SIE I2C5BIE I2C4MIE I2C4SIE I2C4BIE
1080 IEC2
31:16 0000
15:0 U5TXIE U5RXIE U5EIE U6TXIE U6RXIE U6EIE U4TXIE U4RXIE U4EIE PMPEIE IC5EIE IC4EIE 0000
1090 IPC0
31:16 INT0IP<2:0> INT0IS<1:0> CS1IP<2:0> CS1IS<1:0> 0000
15:0 CS0IP<2:0> CS0IS<1:0> CTIP<2:0> CTIS<1:0> 0000
10A0 IPC1
31:16 INT1IP<2:0> INT1IS<1:0> OC1IP<2:0> OC1IS<1:0> 0000
15:0 IC1IP<2:0> IC1IS<1:0> T1IP<2:0> T1IS<1:0> 0000
10B0 IPC2
31:16 INT2IP<2:0> INT2IS<1:0> OC2IP<2:0> OC2IS<1:0> 0000
15:0 IC2IP<2:0> IC2IS<1:0> T2IP<2:0> T2IS<1:0> 0000
10C0 IPC3
31:16 INT3IP<2:0> INT3IS<1:0> OC3IP<2:0> OC3IS<1:0> 0000
15:0 IC3IP<2:0> IC3IS<1:0> T3IP<2:0> T3IS<1:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: These bits are not available on PIC32MX664 devices.
3: This register does not have associated CLR, SET, and INV registers.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
6
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
10D0 IPC4
31:16 INT4IP<2:0> INT4IS<1:0> OC4IP<2:0> OC4IS<1:0> 0000
15:0 IC4IP<2:0> IC4IS<1:0> T4IP<2:0> T4IS<1:0> 0000
10E0 IPC5
31:16 OC5IP<2:0> OC5IS<1:0> 0000
15:0 IC5IP<2:0> IC5IS<1:0> T5IP<2:0> T5IS<1:0> 0000
10F0 IPC6
31:16 AD1IP<2:0> AD1IS<1:0> CNIP<2:0> CNIS<1:0> 0000
I2C1IP<2:0> I2C1IS<1:0>
U1IP<2:0> U1IS<1:0>
0000 15:0 SPI3IP<2:0> SPI3IS<1:0>
I2C3IP<2:0> I2C3IS<1:0>
1100 IPC7
U3IP<2:0> U3IS<1:0>
CMP2IP<2:0> CMP2IS<1:0> 0000 31:16 SPI2IP<2:0> SPI2IS<1:0>
I2C4IP<2:0> I2C4IS<1:0>
15:0 CMP1IP<2:0> CMP1IS<1:0> PMPIP<2:0> PMPIS<1:0> 0000
1110 IPC8
31:16 RTCCIP<2:0> RTCCIS<1:0> FSCMIP<2:0> FSCMIS<1:0> 0000
U2IP<2:0> U2IS<1:0>
0000 15:0 SPI4IP<2:0> SPI4IS<1:0>
I2C5IP<2:0> I2C5IS<1:0>
1120 IPC9
31:16 DMA3IP<2:0> DMA3IS<1:0> DMA2IP<2:0> DMA2IS<1:0> 0000
15:0 DMA1IP<2:0> DMA1IS<1:0> DMA0IP<2:0> DMA0IS<1:0> 0000
1130 IPC10
31:16 DMA7IP<2:0>
(2)
DMA7IS<1:0>
(2)
DMA6IP<2:0>
(2)
DMA6IS<1:0>
(2)
0000
15:0 DMA5IP<2:0>
(2)
DMA5IS<1:0>
(2)
DMA4IP<2:0>
(2)
DMA4IS<1:0>
(2)
0000
1140 IPC11
31:16 0000
15:0 USBIP<2:0> USBIS<1:0> FCEIP<2:0> FCEIS<1:0> 0000
1150 IPC12
31:16 U5IP<2:0> U5IS<1:0> U6IP<2:0> U6IS<1:0> 0000
15:0 U4IP<2:0> U4IS<1:0> ETHIP<2:0> ETHIS<1:0> 0000
TABLE 4-3: INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND
PIC32MX695F512H DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: These bits are not available on PIC32MX664 devices.
3: This register does not have associated CLR, SET, and INV registers.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
6
7
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-4: INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND
PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
1000 INTCON
31:16 SS0 0000
15:0 FRZ MVEC TPC<2:0> INT4EP INT3EP INT2EP INT1EP INT0EP 0000
1010 INTSTAT
(3)
31:16 0000
15:0 SRIPL<2:0> VEC<5:0> 0000
1020 IPTMR
31:16
IPTMR<31:0>
0000
15:0 0000
1030 IFS0
I2C1MIF I2C1SIF I2C1BIF
U1TXIF U1RXIF U1EIF
OC5IF IC5IF T5IF INT4IF OC4IF IC4IF T4IF 0000 31:16 SPI3TXIF SPI3RXIF SPI3EIF
I2C3MIF I2C3SIF I2C3BIF
15:0 INT3IF OC3IF IC3IF T3IF INT2IF OC2IF IC2IF T2IF INT1IF OC1IF IC1IF T1IF INT0IF CS1IF CS0IF CTIF 0000
1040 IFS1
31:16 IC3EIF IC2EIF IC1EIF ETHIF CAN2IF
(2)
CAN1IF USBIF FCEIF DMA7IF
(2)
DMA6IF
(2)
DMA5IF
(2)
DMA4IF
(2)
DMA3IF DMA2IF DMA1IF DMA0IF 0000
RTCCIF FSCMIF
U2TXIF U2RXIF U2EIF U3TXIF U3RXIF U3EIF
CMP2IF CMP1IF PMPIF AD1IF CNIF 0000 15:0 SPI4TXIF SPI4RXIF SPI4EIF SPI2TXIF SPI2RXIF SPI2EIF
I2C5MIF I2C5SIF I2C5BIF I2C4MIF I2C4SIF I2C4BIF
1050 IFS2
31:16 0000
15:0 U5TXIF U5RXIF U5EIF U6TXIF U6RXIF U6EIF U4TXIF U4RXIF U4EIF PMPEIF IC5EIF IC4EIF 0000
1060 IEC0
I2C1MIE I2C1SIE I2C1BIE
U1TXIE U1RXIE U1EIE
OC5IE IC5IE T5IE INT4IE OC4IE IC4IE T4IE 0000 31:16 SPI3TXIE SPI3RXIE SPI3EIE
I2C3MIE I2C3SIE I2C3BIE
15:0 INT3IE OC3IE IC3IE T3IE INT2IE OC2IE IC2IE T2IE INT1IE OC1IE IC1IE T1IE INT0IE CS1IE CS0IE CTIE 0000
1070 IEC1
31:16 IC3EIE IC2EIE IC1EIE ETHIE CAN2IE
(2)
CAN1IE USBIE FCEIE DMA7IE
(2)
DMA6IE
(2)
DMA5IE
(2)
DMA4IE
(2)
DMA3IE DMA2IE DMA1IE DMA0IE 0000
RTCCIE FSCMIE
U2TXIE U2RXIE U2EIE U3TXIE U3RXIE U3EIE
CMP2IE CMP1IE PMPIE AD1IE CNIE 0000 15:0 SPI4TXIE SPI4RXIE SPI4EIE SPI2TXIE SPI2RXIE SPI2EIE
I2C5MIE I2C5SIE I2C5BIE I2C4MIE I2C4SIE I2C4BIE
1080 IEC2
31:16 0000
15:0 U5TXIE U5RXIE U5EIE U6TXIE U6RXIE U6EIE U4TXIE U4RXIE U4EIE PMPEIE IC5EIE IC4EIE 0000
1090 IPC0
31:16 INT0IP<2:0> INT0IS<1:0> CS1IP<2:0> CS1IS<1:0> 0000
15:0 CS0IP<2:0> CS0IS<1:0> CTIP<2:0> CTIS<1:0> 0000
10A0 IPC1
31:16 INT1IP<2:0> INT1IS<1:0> OC1IP<2:0> OC1IS<1:0> 0000
15:0 IC1IP<2:0> IC1IS<1:0> T1IP<2:0> T1IS<1:0> 0000
10B0 IPC2
31:16 INT2IP<2:0> INT2IS<1:0> OC2IP<2:0> OC2IS<1:0> 0000
15:0 IC2IP<2:0> IC2IS<1:0> T2IP<2:0> T2IS<1:0> 0000
10C0 IPC3
31:16 INT3IP<2:0> INT3IS<1:0> OC3IP<2:0> OC3IS<1:0> 0000
15:0 IC3IP<2:0> IC3IS<1:0> T3IP<2:0> T3IS<1:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: This bit is unimplemented on PIC32MX764F128H device.
3: This register does not have associated CLR, SET, and INV registers.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
6
8
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
10D0 IPC4
31:16 INT4IP<2:0> INT4IS<1:0> OC4IP<2:0> OC4IS<1:0> 0000
15:0 IC4IP<2:0> IC4IS<1:0> T4IP<2:0> T4IS<1:0> 0000
10E0 IPC5
31:16 OC5IP<2:0> OC5IS<1:0> 0000
15:0 IC5IP<2:0> IC5IS<1:0> T5IP<2:0> T5IS<1:0> 0000
10F0 IPC6
31:16 AD1IP<2:0> AD1IS<1:0> CNIP<2:0> CNIS<1:0> 0000
I2C1IP<2:0> I2C1IS<1:0>
U1IP<2:0> U1IS<1:0>
0000 15:0 SPI3IP<2:0> SPI3IS<1:0>
I2C3IP<2:0> I2C3IS<1:0>
1100 IPC7
U3IP<2:0> U3IS<1:0>
CMP2IP<2:0> CMP2IS<1:0> 0000 31:16 SPI2IP<2:0> SPI2IS<1:0>
I2C4IP<2:0> I2C4IS<1:0>
15:0 CMP1IP<2:0> CMP1IS<1:0> PMPIP<2:0> PMPIS<1:0> 0000
1110 IPC8
31:16 RTCCIP<2:0> RTCCIS<1:0> FSCMIP<2:0> FSCMIS<1:0> 0000
U2IP<2:0> U2IS<1:0>
0000 15:0 SPI4IP<2:0> SPI4IS<1:0>
I2C5IP<2:0> I2C5IS<1:0>
1120 IPC9
31:16 DMA3IP<2:0> DMA3IS<1:0> DMA2IP<2:0> DMA2IS<1:0> 0000
15:0 DMA1IP<2:0> DMA1IS<1:0> DMA0IP<2:0> DMA0IS<1:0> 0000
1130 IPC10
31:16 DMA7IP<2:0>
(2)
DMA7IS<1:0>
(2)
DMA6IP<2:0>
(2)
DMA6IS<1:0>
(2)
0000
15:0 DMA5IP<2:0>
(2)
DMA5IS<1:0>
(2)
DMA4IP<2:0>
(2)
DMA4IS<1:0>
(2)
0000
1140 IPC11
31:16 CAN2IP<2:0>
(2)
CAN2IS<1:0>
(2)
CAN1IP<2:0> CAN1IS<1:0> 0000
15:0 USBIP<2:0> USBIS<1:0> FCEIP<2:0> FCEIS<1:0> 0000
1150 IPC12
31:16 U5IP<2:0> U5IS<1:0> U6IP<2:0> U6IS<1:0> 0000
15:0 U4IP<2:0> U4IS<1:0> ETHIP<2:0> ETHIS<1:0> 0000
TABLE 4-4: INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND
PIC32MX795F512H DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: This bit is unimplemented on PIC32MX764F128H device.
3: This register does not have associated CLR, SET, and INV registers.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
6
9
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-5: INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND
PIC32MX575F256L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
1000 INTCON
31:16 SS0 0000
15:0 FRZ MVEC TPC<2:0> INT4EP INT3EP INT2EP INT1EP INT0EP 0000
1010 INTSTAT
(3)
31:16 0000
15:0 SRIPL<2:0> VEC<5:0> 0000
1020 IPTMR
31:16
IPTMR<31:0>
0000
15:0 0000
1030 IFS0
I2C1MIF I2C1SIF I2C1BIF
U1TXIF U1RXIF U1EIF
SPI1TXIF SPI1RXIF SPI1EIF OC5IF IC5IF T5IF INT4IF OC4IF IC4IF T4IF 0000 31:16 SPI3TXIF SPI3RXIF SPI3EIF
I2C3MIF I2C3SIF I2C3BIF
15:0 INT3IF OC3IF IC3IF T3IF INT2IF OC2IF IC2IF T2IF INT1IF OC1IF IC1IF T1IF INT0IF CS1IF CS0IF CTIF 0000
1040 IFS1
31:16 IC3EIF IC2EIF IC1EIF CAN1IF USBIF FCEIF DMA7IF
(2)
DMA6IF
(2)
DMA5IF
(2)
DMA4IF
(2)
DMA3IF DMA2IF DMA1IF DMA0IF 0000
RTCCIF FSCMIF I2C2MIF I2C2SIF I2C2BIF
U2TXIF U2RXIF U2EIF U3TXIF U3RXIF U3EIF
CMP2IF CMP1IF PMPIF AD1IF CNIF 0000 15:0 SPI4TXIF SPI4RXIF SPI4EIF SPI2TXIF SPI2RXIF SPI2EIF
I2C5MIF I2C5SIF I2C5BIF I2C4MIF I2C4SIF I2C4BIF
1050 IFS2
31:16 0000
15:0 U5TXIF U5RXIF U5EIF U6TXIF U6RXIF U6EIF U4TXIF U4RXIF U4EIF PMPEIF IC5EIF IC4EIF 0000
1060 IEC0
I2C1MIE I2C1SIE I2C1BIE
U1TXIE U1RXIE U1EIE
SPI1TXIE SPI1RXIE SPI1EIE OC5IE IC5IE T5IE INT4IE OC4IE IC4IE T4IE 0000 31:16 SPI3TXIE SPI3RXIE SPI3EIE
I2C3MIE I2C3SIE I2C3BIE
15:0 INT3IE OC3IE IC3IE T3IE INT2IE OC2IE IC2IE T2IE INT1IE OC1IE IC1IE T1IE INT0IE CS1IE CS0IE CTIE 0000
1070 IEC1
31:16 IC3EIE IC2EIE IC1EIE CAN1IE USBIE FCEIE DMA7IE
(2)
DMA6IE
(2)
DMA5IE
(2)
DMA4IE
(2)
DMA3IE DMA2IE DMA1IE DMA0IE 0000
RTCCIE FSCMIE I2C2MIE I2C2SIE I2C2BIE
U2TXIE U2RXIE U2EIE U3TXIE U3RXIE U3EIE
CMP2IE CMP1IE PMPIE AD1IE CNIE 0000 15:0 SPI4TXIE SPI4RXIE SPI4EIE SPI2TXIE SPI2RXIE SPI2EIE
I2C5MIE I2C5SIE I2C5BIE I2C4MIE I2C4SIE I2C4BIE
1080 IEC2
31:16 0000
15:0 U5TXIE U5RXIE U5EIE U6TXIE U6RXIE U6EIE U4TXIE U4RXIE U4EIE PMPEIE IC5EIE IC4EIE 0000
1090 IPC0
31:16 INT0IP<2:0> INT0IS<1:0> CS1IP<2:0> CS1IS<1:0> 0000
15:0 CS0IP<2:0> CS0IS<1:0> CTIP<2:0> CTIS<1:0> 0000
10A0 IPC1
31:16 INT1IP<2:0> INT1IS<1:0> OC1IP<2:0> OC1IS<1:0> 0000
15:0 IC1IP<2:0> IC1IS<1:0> T1IP<2:0> T1IS<1:0> 0000
10B0 IPC2
31:16 INT2IP<2:0> INT2IS<1:0> OC2IP<2:0> OC2IS<1:0> 0000
15:0 IC2IP<2:0> IC2IS<1:0> T2IP<2:0> T2IS<1:0> 0000
10C0 IPC3
31:16 INT3IP<2:0> INT3IS<1:0> OC3IP<2:0> OC3IS<1:0> 0000
15:0 IC3IP<2:0> IC3IS<1:0> T3IP<2:0> T3IS<1:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: These bits are not available on PIC32MX534/564 devices.
3: This register does not have associated CLR, SET, and INV registers.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
7
0
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
10D0 IPC4
31:16 INT4IP<2:0> INT4IS<1:0> OC4IP<2:0> OC4IS<1:0> 0000
15:0 IC4IP<2:0> IC4IS<1:0> T4IP<2:0> T4IS<1:0> 0000
10E0 IPC5
31:16 SPI1IP<2:0> SPI1IS<1:0> OC5IP<2:0> OC5IS<1:0> 0000
15:0 IC5IP<2:0> IC5IS<1:0> T5IP<2:0> T5IS<1:0> 0000
10F0 IPC6
31:16 AD1IP<2:0> AD1IS<1:0> CNIP<2:0> CNIS<1:0> 0000
I2C1IP<2:0> I2C1IS<1:0>
U1IP<2:0> U1IS<1:0>
0000 15:0 SPI3IP<2:0> SPI3IS<1:0>
I2C3IP<2:0> I2C3IS<1:0>
1100 IPC7
U3IP<2:0> U3IS<1:0>
CMP2IP<2:0> CMP2IS<1:0> 0000 31:16 SPI2IP<2:0> SPI2IS<1:0>
I2C4IP<2:0> I2C4IS<1:0>
15:0 CMP1IP<2:0> CMP1IS<1:0> PMPIP<2:0> PMPIS<1:0> 0000
1110 IPC8
31:16 RTCCIP<2:0> RTCCIS<1:0> FSCMIP<2:0> FSCMIS<1:0> 0000
I2C2IP<2:0> I2C2IS<1:0>
U2IP<2:0> U2IS<1:0>
0000 15:0 SPI4IP<2:0> SPI4IS<1:0>
I2C5IP<2:0> I2C5IS<1:0>
1120 IPC9
31:16 DMA3IP<2:0> DMA3IS<1:0> DMA2IP<2:0> DMA2IS<1:0> 0000
15:0 DMA1IP<2:0> DMA1IS<1:0> DMA0IP<2:0> DMA0IS<1:0> 0000
1130 IPC10
31:16 DMA7IP<2:0>
(2)
DMA7IS<1:0>
(2)
DMA6IP<2:0>
(2)
DMA6IS<1:0>
(2)
0000
15:0 DMA5IP<2:0>
(2)
DMA5IS<1:0>
(2)
DMA4IP<2:0>
(2)
DMA4IS<1:0>
(2)
0000
1140 IPC11
31:16 CAN1IP<2:0> CAN1IS<1:0> 0000
15:0 USBIP<2:0> USBIS<1:0> FCEIP<2:0> FCEIS<1:0> 0000
1150 IPC12
31:16 U5IP<2:0> U5IS<1:0> U6IP<2:0> U6IS<1:0> 0000
15:0 U4IP<2:0> U4IS<1:0> 0000
TABLE 4-5: INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND
PIC32MX575F256L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: These bits are not available on PIC32MX534/564 devices.
3: This register does not have associated CLR, SET, and INV registers.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
7
1
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND
PIC32MX695F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
1000 INTCON
31:16 SS0 0000
15:0 FRZ MVEC TPC<2:0> INT4EP INT3EP INT2EP INT1EP INT0EP 0000
1010 INTSTAT
(3)
31:16 0000
15:0 SRIPL<2:0> VEC<5:0> 0000
1020 IPTMR
31:16
IPTMR<31:0>
0000
15:0 0000
1030 IFS0
I2C1MIF I2C1SIF I2C1BIF
U1TXIF U1RXIF U1EIF
SPI1TXIF SPI1RXIF SPI1EIF OC5IF IC5IF T5IF INT4IF OC4IF IC4IF T4IF 0000 31:16 SPI3TXIF SPI3RXIF SPI3EIF
I2C3MIF I2C3SIF I2C3BIF
15:0 INT3IF OC3IF IC3IF T3IF INT2IF OC2IF IC2IF T2IF INT1IF OC1IF IC1IF T1IF INT0IF CS1IF CS0IF CTIF 0000
1040 IFS1
31:16 IC3EIF IC2EIF IC1EIF ETHIF USBIF FCEIF DMA7IF
(2)
DMA6IF
(2)
DMA5IF
(2)
DMA4IF
(2)
DMA3IF DMA2IF DMA1IF DMA0IF 0000
RTCCIF FSCMIF I2C2MIF I2C2SIF I2C2BIF
U2TXIF U2RXIF U2EIF U3TXIF U3RXIF U3EIF
CMP2IF CMP1IF PMPIF AD1IF CNIF 0000 15:0 SPI4TXIF SPI4RXIF SPI4EIF SPI2TXIF SPI2RXIF SPI2EIF
I2C5MIF I2C5SIF I2C5BIF I2C4MIF I2C4SIF I2C4BIF
1050 IFS2
31:16 0000
15:0 U5TXIF U5RXIF U5EIF U6TXIF U6RXIF U6EIF U4TXIF U4RXIF U4EIF PMPEIF IC5EIF IC4EIF 0000
1060 IEC0
I2C1MIE I2C1SIE I2C1BIE
U1TXIE U1RXIE U1EIE
SPI1TXIE SPI1RXIE SPI1EIE OC5IE IC5IE T5IE INT4IE OC4IE IC4IE T4IE 0000 31:16 SPI3TXIE SPI3RXIE SPI3EIE
I2C3MIE I2C3SIE I2C3BIE
15:0 INT3IE OC3IE IC3IE T3IE INT2IE OC2IE IC2IE T2IE INT1IE OC1IE IC1IE T1IE INT0IE CS1IE CS0IE CTIE 0000
1070 IEC1
31:16 IC3EIE IC2EIE IC1EIE ETHIE USBIE FCEIE DMA7IE
(2)
DMA6IE
(2)
DMA5IE
(2)
DMA4IE
(2)
DMA3IE DMA2IE DMA1IE DMA0IE 0000
RTCCIE FSCMIE I2C2MIE I2C2SIE I2C2BIE
U2TXIE U2RXIE U2EIE U3TXIE U3RXIE U3EIE
CMP2IE CMP1IE PMPIE AD1IE CNIE 0000 15:0 SPI4TXIE SPI4RXIE SPI4EIE SPI2TXIE SPI2RXIE SPI2EIE
I2C5MIE I2C5SIE I2C5BIE I2C4MIE I2C4SIE I2C4BIE
1080 IEC2
31:16 0000
15:0 U5TXIE U5RXIE U5EIE U6TXIE U6RXIE U6EIE U4TXIE U4RXIE U4EIE PMPEIE IC5EIE IC4EIE 0000
1090 IPC0
31:16 INT0IP<2:0> INT0IS<1:0> CS1IP<2:0> CS1IS<1:0> 0000
15:0 CS0IP<2:0> CS0IS<1:0> CTIP<2:0> CTIS<1:0> 0000
10A0 IPC1
31:16 INT1IP<2:0> INT1IS<1:0> OC1IP<2:0> OC1IS<1:0> 0000
15:0 IC1IP<2:0> IC1IS<1:0> T1IP<2:0> T1IS<1:0> 0000
10B0 IPC2
31:16 INT2IP<2:0> INT2IS<1:0> OC2IP<2:0> OC2IS<1:0> 0000
15:0 IC2IP<2:0> IC2IS<1:0> T2IP<2:0> T2IS<1:0> 0000
10C0 IPC3
31:16 INT3IP<2:0> INT3IS<1:0> OC3IP<2:0> OC3IS<1:0> 0000
15:0 IC3IP<2:0> IC3IS<1:0> T3IP<2:0> T3IS<1:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: These bits are not available on PIC32MX664 devices.
3: This register does note have associated CLR, SET, and INV registers.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
7
2
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
10D0 IPC4
31:16 INT4IP<2:0> INT4IS<1:0> OC4IP<2:0> OC4IS<1:0> 0000
15:0 IC4IP<2:0> IC4IS<1:0> T4IP<2:0> T4IS<1:0> 0000
10E0 IPC5
31:16 SPI1IP<2:0> SPI1IS<1:0> OC5IP<2:0> OC5IS<1:0> 0000
15:0 IC5IP<2:0> IC5IS<1:0> T5IP<2:0> T5IS<1:0> 0000
10F0 IPC6
31:16 AD1IP<2:0> AD1IS<1:0> CNIP<2:0> CNIS<1:0> 0000
I2C1IP<2:0> I2C1IS<1:0>
U1IP<2:0> U1IS<1:0>
0000 15:0 SPI3IP<2:0> SPI3IS<1:0>
I2C3IP<2:0> I2C3IS<1:0>
1100 IPC7
U3IP<2:0> U3IS<1:0>
CMP2IP<2:0> CMP2IS<1:0> 0000 31:16 SPI2IP<2:0> SPI2IS<1:0>
I2C4IP<2:0> I2C4IS<1:0>
15:0 CMP1IP<2:0> CMP1IS<1:0> PMPIP<2:0> PMPIS<1:0> 0000
1110 IPC8
31:16 RTCCIP<2:0> RTCCIS<1:0> FSCMIP<2:0> FSCMIS<1:0> 0000
I2C2IP<2:0> I2C2IS<1:0>
U2IP<2:0> U2IS<1:0>
0000 15:0 SPI4IP<2:0> SPI4IS<1:0>
I2C5IP<2:0> I2C5IS<1:0>
1120 IPC9
31:16 DMA3IP<2:0> DMA3IS<1:0> DMA2IP<2:0> DMA2IS<1:0> 0000
15:0 DMA1IP<2:0> DMA1IS<1:0> DMA0IP<2:0> DMA0IS<1:0> 0000
1130 IPC10
31:16 DMA7IP<2:0>
(2)
DMA7IS<1:0>
(2)
DMA6IP<2:0>
(2)
DMA6IS<1:0>
(2)
0000
15:0 DMA5IP<2:0>
(2)
DMA5IS<1:0>
(2)
DMA4IP<2:0>
(2)
DMA4IS<1:0>
(2)
0000
1140 IPC11
31:16 0000
15:0 USBIP<2:0> USBIS<1:0> FCEIP<2:0> FCEIS<1:0> 0000
1150 IPC12
31:16 U5IP<2:0> U5IS<1:0> U6IP<2:0> U6IS<1:0> 0000
15:0 U4IP<2:0> U4IS<1:0> ETHIP<2:0> ETHIS<1:0> 0000
TABLE 4-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND
PIC32MX695F512L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: These bits are not available on PIC32MX664 devices.
3: This register does note have associated CLR, SET, and INV registers.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
7
3
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND
PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
1000 INTCON
31:16 SS0 0000
15:0 FRZ MVEC TPC<2:0> INT4EP INT3EP INT2EP INT1EP INT0EP 0000
1010 INTSTAT
(3)
31:16 0000
15:0 SRIPL<2:0> VEC<5:0> 0000
1020 IPTMR
31:16
IPTMR<31:0>
0000
15:0 0000
1030 IFS0
I2C1MIF I2C1SIF I2C1BIF
U1TXIF U1RXIF U1EIF
SPI1TXIF SPI1RXIF SPI1EIF OC5IF IC5IF T5IF INT4IF OC4IF IC4IF T4IF 0000 31:16 SPI3TXIF SPI3RXIF SPI3EIF
I2C3MIF I2C3SIF I2C3BIF
15:0 INT3IF OC3IF IC3IF T3IF INT2IF OC2IF IC2IF T2IF INT1IF OC1IF IC1IF T1IF INT0IF CS1IF CS0IF CTIF 0000
1040 IFS1
31:16 IC3EIF IC2EIF IC1EIF ETHIF CAN2IF
(2)
CAN1IF USBIF FCEIF DMA7IF
(2)
DMA6IF
(2)
DMA5IF
(2)
DMA4IF
(2)
DMA3IF DMA2IF DMA1IF DMA0IF 0000
RTCCIF FSCMIF I2C2MIF I2C2SIF I2C2BIF
U2TXIF U2RXIF U2EIF U3TXIF U3RXIF U3EIF
CMP2IF CMP1IF PMPIF AD1IF CNIF 0000 15:0 SPI4TXIF SPI4RXIF SPI4EIF SPI2TXIF SPI2RXIF SPI2EIF
I2C5MIF I2C5SIF I2C5BIF I2C4MIF I2C4SIF I2C4BIF
1050 IFS2
31:16 0000
15:0 U5TXIF U5RXIF U5EIF U6TXIF U6RXIF U6EIF U4TXIF U4RXIF U4EIF PMPEIF IC5EIF IC4EIF 0000
1060 IEC0
I2C1MIE I2C1SIE I2C1BIE
U1TXIE U1RXIE U1EIE
SPI1TXIE SPI1RXIE SPI1EIE OC5IE IC5IE T5IE INT4IE OC4IE IC4IE T4IE 0000 31:16 SPI3TXIE SPI3RXIE SPI3EIE
I2C3MIE I2C3SIE I2C3BIE
15:0 INT3IE OC3IE IC3IE T3IE INT2IE OC2IE IC2IE T2IE INT1IE OC1IE IC1IE T1IE INT0IE CS1IE CS0IE CTIE 0000
1070 IEC1
31:16 IC3EIE IC2EIE IC1EIE ETHIE CAN2IE
(2)
CAN1IE USBIE FCEIE DMA7IE
(2)
DMA6IE
(2)
DMA5IE
(2)
DMA4IE
(2)
DMA3IE DMA2IE DMA1IE DMA0IE 0000
RTCCIE FSCMIE I2C2MIE I2C2SIE I2C2BIE
U2TXIE U2RXIE U2EIE U3TXIE U3RXIE U3EIE
CMP2IE CMP1IE PMPIE AD1IE CNIE 0000 15:0 SPI4TXIE SPI4RXIE SPI4EIE SPI2TXIE SPI2RXIE SPI2EIE
I2C5MIE I2C5SIE I2C5BIE I2C4MIE I2C4SIE I2C4BIE
1080 IEC2
31:16 0000
15:0 U5TXIE U5RXIE U5EIE U6TXIE U6RXIE U6EIE U4TXIE U4RXIE U4EIE PMPEIE IC5EIE IC4EIE 0000
1090 IPC0
31:16 INT0IP<2:0> INT0IS<1:0> CS1IP<2:0> CS1IS<1:0> 0000
15:0 CS0IP<2:0> CS0IS<1:0> CTIP<2:0> CTIS<1:0> 0000
10A0 IPC1
31:16 INT1IP<2:0> INT1IS<1:0> OC1IP<2:0> OC1IS<1:0> 0000
15:0 IC1IP<2:0> IC1IS<1:0> T1IP<2:0> T1IS<1:0> 0000
10B0 IPC2
31:16 INT2IP<2:0> INT2IS<1:0> OC2IP<2:0> OC2IS<1:0> 0000
15:0 IC2IP<2:0> IC2IS<1:0> T2IP<2:0> T2IS<1:0> 0000
10C0 IPC3
31:16 INT3IP<2:0> INT3IS<1:0> OC3IP<2:0> OC3IS<1:0> 0000
15:0 IC3IP<2:0> IC3IS<1:0> T3IP<2:0> T3IS<1:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: This bit is unimplemented on PIC32MX764F128L device.
3: This register does not have associated CLR, SET, and INV registers.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
7
4
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
10D0 IPC4
31:16 INT4IP<2:0> INT4IS<1:0> OC4IP<2:0> OC4IS<1:0> 0000
15:0 IC4IP<2:0> IC4IS<1:0> T4IP<2:0> T4IS<1:0> 0000
10E0 IPC5
31:16 SPI1IP<2:0> SPI1IS<1:0> OC5IP<2:0> OC5IS<1:0> 0000
15:0 IC5IP<2:0> IC5IS<1:0> T5IP<2:0> T5IS<1:0> 0000
10F0 IPC6
31:16 AD1IP<2:0> AD1IS<1:0> CNIP<2:0> CNIS<1:0> 0000
I2C1IP<2:0> I2C1IS<1:0>
U1IP<2:0> U1IS<1:0>
0000 15:0 SPI3IP<2:0> SPI3IS<1:0>
I2C3IP<2:0> I2C3IS<1:0>
1100 IPC7
U3IP<2:0> U3IS<1:0>
CMP2IP<2:0> CMP2IS<1:0> 0000 31:16 SPI2IP<2:0> SPI2IS<1:0>
I2C4IP<2:0> I2C4IS<1:0>
15:0 CMP1IP<2:0> CMP1IS<1:0> PMPIP<2:0> PMPIS<1:0> 0000
1110 IPC8
31:16 RTCCIP<2:0> RTCCIS<1:0> FSCMIP<2:0> FSCMIS<1:0> 0000
I2C2IP<2:0> I2C2IS<1:0>
U2IP<2:0> U2IS<1:0>
0000 15:0 SPI4IP<2:0> SPI4IS<1:0>
I2C5IP<2:0> I2C5IS<1:0>
1120 IPC9
31:16 DMA3IP<2:0> DMA3IS<1:0> DMA2IP<2:0> DMA2IS<1:0> 0000
15:0 DMA1IP<2:0> DMA1IS<1:0> DMA0IP<2:0> DMA0IS<1:0> 0000
1130 IPC10
31:16 DMA7IP<2:0>
(2)
DMA7IS<1:0>
(2)
DMA6IP<2:0>
(2)
DMA6IS<1:0>
(2)
0000
15:0 DMA5IP<2:0>
(2)
DMA5IS<1:0>
(2)
DMA4IP<2:0>
(2)
DMA4IS<1:0>
(2)
0000
1140 IPC11
31:16 CAN2IP<2:0>
(2)
CAN2IS<1:0>
(2)
CAN1IP<2:0> CAN1IS<1:0> 0000
15:0 USBIP<2:0> USBIS<1:0> FCEIP<2:0> FCEIS<1:0> 0000
1150 IPC12
31:16 U5IP<2:0> U5IS<1:0> U6IP<2:0> U6IS<1:0> 0000
15:0 U4IP<2:0> U4IS<1:0> ETHIP<2:0> ETHIS<1:0> 0000
TABLE 4-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND
PIC32MX795F512L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV
Registers for more information.
2: This bit is unimplemented on PIC32MX764F128L device.
3: This register does not have associated CLR, SET, and INV registers.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
7
5
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-8: TIMER1-TIMER5 REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
0600 T1CON
31:16 0000
15:0 ON FRZ SIDL TWDIS TWIP TGATE TCKPS<1:0> TSYNC TCS 0000
0610 TMR1
31:16 0000
15:0 TMR1<15:0> 0000
0620 PR1
31:16 0000
15:0 PR1<15:0> FFFF
0800 T2CON
31:16 0000
15:0 ON FRZ SIDL TGATE TCKPS<2:0> T32 TCS
(2)
0000
0810 TMR2
31:16 0000
15:0 TMR2<15:0> 0000
0820 PR2
31:16 0000
15:0 PR2<15:0> FFFF
0A00 T3CON
31:16 0000
15:0 ON FRZ SIDL TGATE TCKPS<2:0> TCS
(2)
0000
0A10 TMR3
31:16 0000
15:0 TMR3<15:0> 0000
0A20 PR3
31:16 0000
15:0 PR3<15:0> FFFF
0C00 T4CON
31:16 0000
15:0 ON FRZ SIDL TGATE TCKPS<2:0> T32 TCS
(2)
0000
0C10 TMR4
31:16 0000
15:0 TMR4<15:0> 0000
0C20 PR4
31:16 0000
15:0 PR4<15:0> FFFF
0E00 T5CON
31:16 0000
15:0 ON FRZ SIDL TGATE TCKPS<2:0> TCS
(2)
0000
0E10 TMR5
31:16 0000
15:0 TMR5<15:0> 0000
0E20 PR5
31:16 0000
15:0 PR5<15:0> FFFF
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: These bits are not available on 64-pin devices.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
7
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-9: INPUT CAPTURE 1-INPUT CAPTURE 5 REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
2000 IC1CON
(1)
31:16 0000
15:0 ON FRZ SIDL FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000
2010 IC1BUF
31:16
IC1BUF<31:0>
xxxx
15:0 xxxx
2200 IC2CON
(1)
31:16 0000
15:0 ON FRZ SIDL FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000
2210 IC2BUF
31:16
IC2BUF<31:0>
xxxx
15:0 xxxx
2400 IC3CON
(1)
31:16 0000
15:0 ON FRZ SIDL FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000
2410 IC3BUF
31:16
IC3BUF<31:0>
xxxx
15:0 xxxx
2600 IC4CON
(1)
31:16 0000
15:0 ON FRZ SIDL FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000
2610 IC4BUF
31:16
IC4BUF<31:0>
xxxx
15:0 xxxx
2800 IC5CON
(1)
31:16 0000
15:0 ON FRZ SIDL FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000
2810 IC5BUF
31:16
IC5BUF<31:0>
xxxx
15:0 xxxx
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
7
7
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-10: OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
3000 OC1CON
31:16 0000
15:0 ON FRZ SIDL OC32 OCFLT OCTSEL OCM<2:0> 0000
3010 OC1R
31:16
OC1R<31:0>
xxxx
15:0 xxxx
3020 OC1RS
31:16
OC1RS<31:0>
xxxx
15:0 xxxx
3200 OC2CON
31:16 0000
15:0 ON FRZ SIDL OC32 OCFLT OCTSEL OCM<2:0> 0000
3210 OC2R
31:16
OC2R<31:0>
xxxx
15:0 xxxx
3220 OC2RS
31:16
OC2RS<31:0>
xxxx
15:0 xxxx
3400 OC3CON
31:16 0000
15:0 ON FRZ SIDL OC32 OCFLT OCTSEL OCM<2:0> 0000
3410 OC3R
31:16
OC3R<31:0>
xxxx
15:0 xxxx
3420 OC3RS
31:16
15:0
OC3RS<31:0>
xxxx
xxxx
3600 OC4CON
31:16 0000
15:0 ON FRZ SIDL OC32 OCFLT OCTSEL OCM<2:0> 0000
3610 OC4R
31:16
OC4R<31:0>
xxxx
15:0 xxxx
3620 OC4RS
31:16
15:0
OC4RS<31:0>
xxxx
xxxx
3800 OC5CON
31:16 0000
15:0 ON FRZ SIDL OC32 OCFLT OCTSEL OCM<2:0> 0000
3810 OC5R
31:16
OC5R<31:0>
xxxx
15:0 xxxx
3820 OC5RS
31:16
OC5RS<31:0>
xxxx
15:0 xxxx
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
7
8
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-11: I2C1, I2C3, I2C4 AND I2C5 REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
5000 I2C3CON
31:16 0000
15:0 ON FRZ SIDL SCLREL STRICT A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
5010 I2C3STAT
31:16 0000
15:0 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
5020 I2C5DD
31:16 0000
15:0 ADD<9:0> 0000
5030 I2C3MSK
31:16 0000
15:0 MSK<9:0> 0000
5040 I2C3BRG
31:16 0000
15:0 Baud Rate Generator Register 0000
5050 I2C3TRN
31:16 0000
15:0 Transmit Register 0000
5060 I2C3RCV
31:16 0000
15:0 Receive Register 0000
5100 I2C4CON
31:16 0000
15:0 ON FRZ SIDL SCLREL STRICT A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
5110 I2C4STAT
31:16 0000
15:0 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
5120 I2C4ADD
31:16 0000
15:0 ADD<9:0> 0000
5130 I2C4MSK
31:16 0000
15:0 MSK<9:0> 0000
5140 I2C4BRG
31:16 0000
15:0 Baud Rate Generator Register 0000
5150 I2C4TRN
31:16 0000
15:0 Transmit Register 0000
5160 I2C4RCV
31:16 0000
15:0 Receive Register 0000
5200 I2C5CON
31:16 0000
15:0 ON FRZ SIDL SCLREL STRICT A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
5210 I2C5STAT
31:16 0000
15:0 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers
for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
7
9
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
5220 I2C5ADD
31:16 0000
15:0 ADD<9:0> 0000
5230 I2C5MSK
31:16 0000
15:0 MSK<9:0> 0000
5240 I2C5BRG
31:16 0000
15:0 Baud Rate Generator Register 0000
5250 I2C5TRN
31:16 0000
15:0 Transmit Register 0000
5260 I2C5RCV
31:16 0000
15:0 Receive Register 0000
5300 I2C1CON
31:16 0000
15:0 ON FRZ SIDL SCLREL STRICT A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
5310 I2C1STAT
31:16 0000
15:0 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
5320 I2C3DD
31:16 0000
15:0 ADD<9:0> 0000
5330 I2C1MSK
31:16 0000
15:0 MSK<9:0> 0000
5340 I2C1BRG
31:16 0000
15:0 Baud Rate Generator Register 0000
5350 I2C1TRN
31:16 0000
15:0 Transmit Register 0000
5360 I2C1RCV
31:16 0000
15:0 Receive Register 0000
TABLE 4-11: I2C1, I2C3, I2C4 AND I2C5 REGISTER MAP
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers
for more information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
8
0
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-12: I2C2 REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
5400 I2C2CON
31:16 0000
15:0 ON FRZ SIDL SCLREL STRICT A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
5410 I2C2STAT
31:16 0000
15:0 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
5420 I2C4DD
31:16 0000
15:0 ADD<9:0> 0000
5430 I2C2MSK
31:16 0000
15:0 MSK<9:0> 0000
5440 I2C2BRG
31:16 0000
15:0 Baud Rate Generator Register 0000
5450 I2C2TRN
31:16 0000
15:0 Transmit Register 0000
5460 I2C2RCV
31:16 0000
15:0 Receive Register 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers
for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
8
1
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-13: UART1 THROUGH UART6 REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6000 U1MODE
(1)
31:16 0000
15:0 ON FRZ SIDL IREN RTSMD UEN<1:0> WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000
6010 U1STA
(1)
31:16 ADM_EN ADDR<7:0> 0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110
6020 U1TXREG
31:16 0000
15:0 TX8 Transmit Register 0000
6030 U1RXREG
31:16 0000
15:0 RX8 Receive Register 0000
6040 U1BRG
(1)
31:16 0000
15:0 BRG<15:0> 0000
6200 U4MODE
(1)
31:16
15:0
0000
ON FRZ SIDL IREN WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000
6210 U4STA
(1)
31:16 ADM_EN ADDR<7:0> 0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110
6220 U4TXREG
31:16 0000
15:0 TX8 Transmit Register 0000
6230 U4RXREG
31:16 0000
15:0 RX8 Receive Register 0000
6240 U4BRG
(1)
31:16 0000
15:0 BRG<15:0> 0000
6400 U3MODE
(1)
31:16 0000
15:0 ON FRZ SIDL IREN RTSMD UEN<1:0> WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000
6410 U3STA
(1)
31:16 ADM_EN ADDR<7:0> 0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110
6420 U3TXREG
31:16 0000
15:0 TX8 Transmit Register 0000
6430 U3RXREG
31:16 0000
15:0 RX8 Receive Register 0000
6440 U3BRG
(1)
31:16 0000
15:0 BRG<15:0> 0000
6600 U6MODE
(1)
31:16 0000
15:0 ON FRZ SIDL IREN WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000
6610 U6STA
(1)
31:16 ADM_EN ADDR<7:0> 0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110
6620 U6TXREG
31:16 0000
15:0 TX8 Transmit Register 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
8
2
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
6630 U6RXREG
31:16 0000
15:0 RX8 Receive Register 0000
6640 U6BRG
(1)
31:16 0000
15:0 BRG<15:0> 0000
6800 U2MODE
(1)
31:16 0000
15:0 ON FRZ SIDL IREN RTSMD UEN<1:0> WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000
6810 U2STA
(1)
31:16 ADM_EN ADDR<7:0> 0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110
6820 U2TXREG
31:16 0000
15:0 TX8 Transmit Register 0000
6830 U2RXREG
31:16 0000
15:0 RX8 Receive Register 0000
6840 U2BRG
(1)
31:16 0000
15:0 BRG<15:0> 0000
6A00 U5MODE
(1)
31:16 0000
15:0 ON FRZ SIDL IREN WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000
6A10 U5STA
(1)
31:16 ADM_EN ADDR<7:0> 0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110
6A20 U5TXREG
31:16 0000
15:0 TX8 Transmit Register 0000
6A30 U5RXREG
31:16 0000
15:0 RX8 Receive Register 0000
6A40 U5BRG
(1)
31:16 0000
15:0 BRG<15:0> 0000
TABLE 4-13: UART1 THROUGH UART6 REGISTER MAP (CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
8
3
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-14: SPI2, SPI3 AND SPI4 REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
5800 SPI3CON
31:16 FRMEN FRMSYNC FRMPOL MSSEN FRMSYPW FRMCNT<2:0> SPIFE ENHBUF 0000
15:0 ON FRZ SIDL DISSDO MODE32 MODE16 SMP CKE SSEN CKP MSTEN STXISEL<1:0> SRXISEL<1:0> 0000
5810 SPI3STAT
31:16 RXBUFELM<4:0> TXBUFELM<4:0> 0000
15:0 SPIBUSY SPITUR SRMT SPIROV SPIRBE SPITBE SPITBF SPIRBF 0008
5820 SPI3BUF
31:16
DATA<31:0>
0000
15:0 0000
5830 SPI3BRG
31:16 0000
15:0 BRG<8:0> 0000
5A00 SPI2CON
31:16 FRMEN FRMSYNC FRMPOL MSSEN FRMSYPW FRMCNT<2:0> SPIFE ENHBUF 0000
15:0 ON FRZ SIDL DISSDO MODE32 MODE16 SMP CKE SSEN CKP MSTEN STXISEL<1:0> SRXISEL<1:0> 0000
5A10 SPI2STAT
31:16 RXBUFELM<4:0> TXBUFELM<4:0> 0000
15:0 SPIBUSY SPITUR SRMT SPIROV SPIRBE SPITBE SPITBF SPIRBF 0008
5A20 SPI2BUF
31:16
DATA<31:0>
0000
15:0 0000
5A30 SPI2BRG
31:16 0000
15:0 BRG<8:0> 0000
5C00 SPI4CON
31:16 FRMEN FRMSYNC FRMPOL MSSEN FRMSYPW FRMCNT<2:0> SPIFE ENHBUF 0000
15:0 ON FRZ SIDL DISSDO MODE32 MODE16 SMP CKE SSEN CKP MSTEN STXISEL<1:0> SRXISEL<1:0> 0000
5C10 SPI4STAT
31:16 RXBUFELM<4:0> TXBUFELM<4:0> 0000
15:0 SPIBUSY SPITUR SRMT SPIROV SPIRBE SPITBE SPITBF SPIRBF 0008
5C20 SPI4BUF
31:16
DATA<31:0>
0000
15:0 0000
5C30 SPI4BRG
31:16 0000
15:0 BRG<8:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers
for more information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
8
4
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-15: SPI1 REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
Register
Name
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
5E00 SPI1CON
31:16 FRMEN FRMSYNC FRMPOL MSSEN FRMSYPW FRMCNT<2:0> SPIFE ENHBUF 0000
15:0 ON FRZ SIDL DISSDO MODE32 MODE16 SMP CKE SSEN CKP MSTEN STXISEL<1:0> SRXISEL<1:0> 0000
5E10 SPI1STAT
31:16 RXBUFELM<4:0> TXBUFELM<4:0> 0000
15:0 SPIBUSY SPITUR SRMT SPIROV SPIRBE SPITBE SPITBF SPIRBF 0008
5E20 SPI1BUF
31:16
DATA<31:0>
0000
15:0 0000
5E30 SPI1BRG
31:16 0000
15:0 BRG<8:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers
for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
8
5
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-16: ADC REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
Register
Name
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
9000 AD1CON1
(1)
31:16 0000
15:0 ON FRZ SIDL FORM<2:0> SSRC<2:0> CLRASAM ASAM SAMP DONE 0000
9010 AD1CON2
(1)
31:16 0000
15:0 VCFG2 VCFG1 VCFG0 OFFCAL CSCNA BUFS SMPI<3:0> BUFM ALTS 0000
9020 AD1CON3
(1)
31:16 0000
15:0 ADRC SAMC<4:0> ADCS<7:0> 0000
9040 AD1CHS
(1)
31:16 CH0NB CH0SB<3:0> CH0NA CH0SA<3:0> 0000
15:0 0000
9060 AD1PCFG
(1)
31:16 0000
15:0 PCFG15 PCFG14 PCFG13 PCFG12 PCFG11 PCFG10 PCFG9 PCFG8 PCFG7 PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 PCFG0 0000
9050 AD1CSSL
(1)
31:16 0000
15:0 CSSL15 CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL9 CSSL8 CSSL7 CSSL6 CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000
9070 ADC1BUF0
31:16
ADC Result Word 0 (ADC1BUF0<31:0>)
0000
15:0 0000
9080 ADC1BUF1
31:16
ADC Result Word 1 (ADC1BUF1<31:0>)
0000
15:0 0000
9090 ADC1BUF2
31:16
ADC Result Word 2 (ADC1BUF2<31:0>)
0000
15:0 0000
90A0 ADC1BUF3
31:16
ADC Result Word 3 (ADC1BUF3<31:0>)
0000
15:0 0000
90B0 ADC1BUF4
31:16
ADC Result Word 4 (ADC1BUF4<31:0>)
0000
15:0 0000
90C0 ADC1BUF5
31:16
ADC Result Word 5 (ADC1BUF5<31:0>)
0000
15:0 0000
90D0 ADC1BUF6
31:16
ADC Result Word 6 (ADC1BUF6<31:0>)
0000
15:0 0000
90E0 ADC1BUF7
31:16
ADC Result Word 7 (ADC1BUF7<31:0>)
0000
15:0 0000
90F0 ADC1BUF8
31:16
ADC Result Word 8 (ADC1BUF8<31:0>)
0000
15:0 0000
9100 ADC1BUF9
31:16
ADC Result Word 9 (ADC1BUF9<31:0>)
0000
15:0 0000
9110 ADC1BUFA
31:16
ADC Result Word A (ADC1BUFA<31:0>)
0000
15:0 0000
9120 ADC1BUFB
31:16
ADC Result Word B (ADC1BUFB<31:0>)
0000
15:0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
8
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
9130 ADC1BUFC
31:16
ADC Result Word C (ADC1BUFC<31:0>)
0000
15:0 0000
9140 ADC1BUFD
31:16
ADC Result Word D (ADC1BUFD<31:0>)
0000
15:0 0000
9150 ADC1BUFE
31:16
ADC Result Word E (ADC1BUFE<31:0>)
0000
15:0 0000
9160 ADC1BUFF
31:16
ADC Result Word F (ADC1BUFF<31:0>)
0000
15:0 0000
TABLE 4-16: ADC REGISTER MAP (CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
Register
Name
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
8
7
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-17: DMA GLOBAL REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
3000 DMACON
(1)
31:16 0000
15:0 ON FRZ SUSPEND DMABUSY 0000
3010 DMASTAT
31:16 0000
15:0 RDWR DMACH<2:0>
(2)
0000
3020 DMAADDR
31:16
DMAADDR<31:0>
0000
15:0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
2: DMACH<3> bit is not available on PIC32MX534/564/664/764 devices.
TABLE 4-18: DMA CRC REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
3030 DCRCCON
31:16 BYTO<1:0> WBO BITO 0000
15:0 PLEN<4:0> CRCEN CRCAPP CRCTYP CRCCH<2:0> 0000
3040 DCRCDATA
31:16
DCRCDATA<31:0>
0000
15:0 0000
3050 DCRCXOR
31:16
DCRCXOR<31:0>
0000
15:0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
8
8
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP
(1,2)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
3060 DCH0CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
3070 DCH0ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
3080 DCH0INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
3090 DCH0SSA
31:16
CHSSA<31:0>
0000
15:0 0000
30A0 DCH0DSA
31:16
CHDSA<31:0>
0000
15:0 0000
30B0 DCH0SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
30C0 DCH0DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
30D0 DCH0SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
30E0 DCH0DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
30F0 DCH0CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
3100 DCH0CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
3110 DCH0DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
3120 DCH1CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
3130 DCH1ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
3140 DCH1INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
3150 DCH1SSA
31:16
CHSSA<31:0>
0000
15:0 0000
3160 DCH1DSA
31:16
CHDSA<31:0>
0000
15:0 0000
3170 DCH1SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
8
9
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
3180 DCH1DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
3190 DCH1SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
31A0 DCH1DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
31B0 DCH1CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
31C0 DCH1CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
31D0 DCH1DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
31E0 DCH2CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
31F0 DCH2ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
3200 DCH2INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
3210 DCH2SSA
31:16
CHSSA<31:0>
0000
15:0 0000
3220 DCH2DSA
31:16
CHDSA<31:0>
0000
15:0 0000
3230 DCH2SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
3240 DCH2DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
3250 DCH2SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
3260 DCH2DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
3270 DCH2CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
3280 DCH2CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP
(1,2)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
9
0
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
3290 DCH2DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
32A0 DCH3CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
32B0 DCH3ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
32C0 DCH3INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
32D0 DCH3SSA
31:16
CHSSA<31:0>
0000
15:0 0000
32E0 DCH3DSA
31:16
CHDSA<31:0>
0000
15:0 0000
32F0 DCH3SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
3300 DCH3DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
3310 DCH3SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
3320 DCH3DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
3330 DCH3CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
3340 DCH3CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
3350 DCH3DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
3360 DCH4CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
3370 DCH4ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
3380 DCH4INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
3390 DCH4SSA
31:16
CHSSA<31:0>
0000
15:0 0000
33A0 DCH4DSA
31:16
CHDSA<31:0>
0000
15:0 0000
TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP
(1,2)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
9
1
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
33B0 DCH4SSIZ
31:16 0000
15:0 CHSSIZ15:0> 0000
33C0 DCH4DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
33D0 DCH4SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
33E0 DCH4DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
33F0 DCH4CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
3400 DCH4CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
3410 DCH4DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
3420 DCH5CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
3430 DCH5ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
3440 DCH5INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
3450 DCH5SSA
31:16
CHSSA<31:0>
0000
15:0 0000
3460 DCH5DSA
31:16
CHDSA<31:0>
0000
15:0 0000
3470 DCH5SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
3480 DCH5DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
3490 DCH5SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
34A0 DCH5DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
34B0 DCH5CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
34C0 DCH5CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP
(1,2)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
9
2
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
34D0 DCH5DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
34E0 DCH6CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
34F0 DCH6ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
3500 DCH6INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
3510 DCH6SSA
31:16
CHSSA<31:0>
0000
15:0 0000
3520 DCH6DSA
31:16
CHDSA<31:0>
0000
15:0 0000
3530 DCH6SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
3540 DCH6DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
3550 DCH6SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
3560 DCH6DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
3570 DCH6CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
3580 DCH6CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
3590 DCH6DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
35A0 DCH7CON
31:16 0000
15:0 CHBUSY CHCHNS CHEN CHAED CHCHN CHAEN CHEDET CHPRI<1:0> 0000
35B0 DCH7ECON
31:16 CHAIRQ<7:0> 00FF
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN FF00
35C0 DCH7INT
31:16 CHSDIE CHSHIE CHDDIE CHDHIE CHBCIE CHCCIE CHTAIE CHERIE 0000
15:0 CHSDIF CHSHIF CHDDIF CHDHIF CHBCIF CHCCIF CHTAIF CHERIF 0000
35D0 DCH7SSA
31:16
CHSSA<31:0>
0000
15:0 0000
35E0 DCH7DSA
31:16
CHDSA<31:0>
0000
15:0 0000
TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP
(1,2)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
9
3
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
35F0 DCH7SSIZ
31:16 0000
15:0 CHSSIZ<15:0> 0000
3600 DCH7DSIZ
31:16 0000
15:0 CHDSIZ<15:0> 0000
3610 DCH7SPTR
31:16 0000
15:0 CHSPTR<15:0> 0000
3620 DCH7DPTR
31:16 0000
15:0 CHDPTR<15:0> 0000
3630 DCH7CSIZ
31:16 0000
15:0 CHCSIZ<15:0> 0000
3640 DCH7CPTR
31:16 0000
15:0 CHCPTR<15:0> 0000
3650 DCH7DAT
31:16 0000
15:0 CHPDAT<7:0> 0000
TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP
(1,2)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
9
4
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-20: COMPARATOR REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
A000 CM1CON
31:16 0000
15:0 ON COE CPOL COUT EVPOL<1:0> CREF CCH<1:0> 00C3
A010 CM2CON
31:16 0000
15:0 ON COE CPOL COUT EVPOL<1:0> CREF CCH<1:0> 00C3
A060 CMSTAT
31:16 0000
15:0 FRZ SIDL C2OUT C1OUT 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for
more information.
TABLE 4-21: COMPARATOR VOLTAGE REFERENCE REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
9800 CVRCON
31:16 0000
15:0 ON VREFSEL
(2)
BGSEL<1:0>
(2)
CVROE CVRR CVRSS CVR<3:0> 0100
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for
more information.
2: These bits are not available on PIC32MX575/675/695/775 devices. On these devices, reset value for CVRCON is 0000.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
9
5
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-22: FLASH CONTROLLER REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
F400 NVMCON
(1)
31:16 0000
15:0 WR WREN WRERR LVDERR LVDSTAT NVMOP<3:0> 0000
F410 NVMKEY
31:16
NVMKEY<31:0>
0000
15:0 0000
F420 NVMADDR
(1)
31:16
NVMADDR<31:0>
0000
15:0 0000
F430 NVMDATA
31:16
NVMDATA<31:0>
0000
15:0 0000
F440
NVMSRC
ADDR
31:16
NVMSRCADDR<31:0>
0000
15:0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
TABLE 4-23: SYSTEM CONTROL REGISTER MAP
(1,2)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
(
2
)
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
F000 OSCCON
31:16 PLLODIV<2:0> FRCDIV<2:0> SOSCRDY PBDIV<1:0> PLLMULT<2:0> 0000
15:0 COSC<2:0> NOSC<2:0> CLKLOCK ULOCK SLOCK SLPEN CF UFRCEN SOSCEN OSWEN 0000
F010 OSCTUN
31:16 0000
15:0 TUN<5:0> 0000
0000 WDTCON
31:16 0000
15:0 ON SWDTPS<4:0> WDTCLR 0000
F600 RCON
31:16 0000
15:0 CMR VREGS EXTR SWR WDTO SLEEP IDLE BOR POR 0000
F610 RSWRST
31:16 0000
15:0 SWRST 0000
F230 SYSKEY
31:16
SYSKEY<31:0>
0000
15:0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
9
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-24: PORTA REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6000 TRISA
31:16 0000
15:0 TRISA15 TRISA14 TRISA10 TRISA9 TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 C6FF
6010 PORTA
31:16 0000
15:0 RA15 RA14 RA10 RA9 RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 xxxx
6020 LATA
31:16 0000
15:0 LATA15 LATA14 LATA10 LATA9 LATA7 LATA6 LATA5 LATA4 LATA3 LATA2 LATA1 LATA0 xxxx
6030 ODCA
31:16 0000
15:0 ODCA15 ODCA14 ODCA10 ODCA9 ODCA7 ODCA6 ODCA5 ODCA4 ODCA3 ODCA2 ODCA1 ODCA0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-25: PORTB REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6040 TRISB
31:16 0000
15:0 TRISB15 TRISB14 TRISB13 TRISB12 TRISB11 TRISB10 TRISB9 TRISB8 TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 FFFF
6050 PORTB
31:16 0000
15:0 RB15 RB14 RB13 RB12 RB11 RB10 RB9 RB8 RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx
6060 LATB
31:16 0000
15:0 LATB15 LATB14 LATB13 LATB12 LATB11 LATB10 LATB9 LATB8 LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0 xxxx
6070 ODCB
31:16 0000
15:0 ODCB15 ODCB14 ODCB13 ODCB12 ODCB11 ODCB10 ODCB9 ODCB8 ODCB7 ODCB6 ODCB5 ODCB4 ODCB3 ODCB2 ODCB1 ODCB0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
9
7
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-26: PORTC REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H,
PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6080 TRISC
31:16 0000
15:0 TRISC15 TRISC14 TRISC13 TRISC12 F000
6090 PORTC
31:16 0000
15:0 RC15 RC14 RC13 RC12 xxxx
60A0 LATC
31:16 0000
15:0 LATC15 LATC14 LATC13 LATC12 xxxx
60B0 ODCC
31:16 0000
15:0 ODCC15 ODCC14 ODCC13 ODCC12 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-27: PORTC REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6080 TRISC
31:16 0000
15:0 TRISC15 TRISC14 TRISC13 TRISC12 TRISC4 TRISC3 TRISC2 TRISC1 F00F
6090 PORTC
31:16 0000
15:0 RC15 RC14 RC13 RC12 RC4 RC3 RC2 RC1 xxxx
60A0 LATC
31:16 0000
15:0 LATC15 LATC14 LATC13 LATC12 LATC4 LATC3 LATC2 LATC1 xxxx
60B0 ODCC
31:16 0000
15:0 ODCC15 ODCC14 ODCC13 ODCC12 ODCC4 ODCC3 ODCC2 ODCC1 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
2: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more infor-
mation.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
9
8
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-28: PORTD REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H,
PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
60C0 TRISD
31:16 0000
15:0 TRISD11 TRISD10 TRISD9 TRISD8 TRISD7 TRISD6 TRISD5 TRISD4 TRISD3 TRISD2 TRISD1 TRISD0 0FFF
60D0 PORTD
31:16 0000
15:0 RD11 RD10 RD9 RD8 RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 xxxx
60E0 LATD
31:16 0000
15:0 LATD11 LATD10 LATD9 LATD8 LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATD1 LATD0 xxxx
60F0 ODCD
31:16 0000
15:0 ODCD11 ODCD10 ODCD9 ODCD8 ODCD7 ODCD6 ODCD5 ODCD4 ODCD3 ODCD2 ODCD1 ODCD0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-29: PORTD REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
60C0 TRISD
31:16 0000
15:0 TRISD15 TRISD14 TRISD13 TRISD12 TRISD11 TRISD10 TRISD9 TRISD8 TRISD7 TRISD6 TRISD5 TRISD4 TRISD3 TRISD2 TRISD1 TRISD0 FFFF
60D0 PORTD
31:16 0000
15:0 RD15 RD14 RD13 RD12 RD11 RD10 RD9 RD8 RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 xxxx
60E0 LATD
31:16 0000
15:0 LAT15 LAT14 LAT13 LAT12 LATD11 LATD10 LATD9 LATD8 LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATD1 LATD0 xxxx
60F0 ODCD
31:16 0000
15:0 ODCD15 ODCD14 ODCD13 ODCD12 ODCD11 ODCD10 ODCD9 ODCD8 ODCD7 ODCD6 ODCD5 ODCD4 ODCD3 ODCD2 ODCD1 ODCD0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
9
9
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-30: PORTE REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H,
PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6100 TRISE
31:16 0000
15:0 TRISE7 TRISE6 TRISE5 TRISE4 TRISE3 TRISE2 TRISE1 TRISE0 00FF
6110 PORTE
31:16 0000
15:0 RE7 RE6 RE5 RE4 RE3 RE2 RE1 RE0 xxxx
6120 LATE
31:16 0000
15:0 LATE7 LATE6 LATE5 LATE4 LATE3 LATE2 LATE1 LATE0 xxxx
6130 ODCE
31:16 0000
15:0 ODCE7 0DCE6 ODCE5 ODCE4 ODCE3 ODCE2 ODCE1 ODCE0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-31: PORTE REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6100 TRISE
31:16 0000
15:0 TRISE9 TRISE8 TRISE7 TRISE6 TRISE5 TRISE4 TRISE3 TRISE2 TRISE1 TRISE0 03FF
6110 PORTE
31:16 0000
15:0 RE9 RE8 RE7 RE6 RE5 RE4 RE3 RE2 RE1 RE0 xxxx
6120 LATE
31:16 0000
15:0 LATE9 LATE8 LATE7 LATE6 LATE5 LATE4 LATE3 LATE2 LATE1 LATE0 xxxx
6130 ODCE
31:16 0000
15:0 ODCE9 ODCE8 ODCE7 0DCE6 ODCE5 ODCE4 ODCE3 ODCE2 ODCE1 ODCE0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
0
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-32: PORTF REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H,
PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6140 TRISF
31:16 0000
15:0 TRISF5 TRISF4 TRISF3 TRISF1 TRISF0 003B
6150 PORTF
31:16 0000
15:0 RF5 RF4 RF3 RF1 RF0 xxxx
6160 LATF
31:16 0000
15:0 LATF5 LATF4 LATF3 LATF1 LATF0 xxxx
6170 ODCF
31:16 0000
15:0 ODCF5 ODCF4 ODCF3 ODCF1 ODCF0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-33: PORTF REGISTER MAP PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L,
PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX775F256L,
PIC32MX764F128L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6140 TRISF
31:16 0000
15:0 TRISF13 TRISF12 TRISF8 TRISF5 TRISF4 TRISF3 TRISF2 TRISF1 TRISF0 313F
6150 PORTF
31:16 0000
15:0 RF13 RF12 RF8 RF5 RF4 RF3 RF2 RF1 RF0 xxxx
6160 LATF
31:16 0000
15:0 LATF13 LATF12 LATF8 LATF5 LATF4 LATF3 LATF2 LATF1 LATF0 xxxx
6170 ODCF
31:16 0000
15:0 ODCF13 ODCF12 ODCF8 ODCF5 ODCF4 ODCF3 ODCF2 ODCF1 ODCF0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
1
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-34: PORTG REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H,
PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6180 TRISG
31:16 0000
15:0 TRISG9 TRISG8 TRISG7 TRISG6 TRISG3 TRISG2 03CC
6190 PORTG
31:16 0000
15:0 RG9 RG8 RG7 RG6 RG3 RG2 xxxx
61A0 LATG
31:16 0000
15:0 LATG9 LATG8 LATG7 LATG6 LATG3 LATG2 xxxx
61B0 ODCG
31:16 0000
15:0 ODCG9 ODCG8 ODCG7 ODCG6 ODCG3 ODCG2 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-35: PORTG REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L,
PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L,
PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
6180 TRISG
31:16 0000
15:0 TRISG15 TRISG14 TRISG13 TRISG12 TRISG9 TRISG8 TRISG7 TRISG6 TRISG3 TRISG2 TRISG1 TRISG0 F3CF
6190 PORTG
31:16 0000
15:0 RG15 RG14 RG13 RG12 RG9 RG8 RG7 RG6 RG3 RG2 RG1 RG0 xxxx
61A0 LATG
31:16 0000
15:0 LATG15 LATG14 LATG13 LATG12 LATG9 LATG8 LATG7 LATG6 LATG3 LATG2 LATG1 LATG0 xxxx
61B0 ODCG
31:16 0000
15:0 ODCG15 ODCG14 ODCG13 ODCG12 ODCG9 ODCG8 ODCG7 ODCG6 ODCG3 ODCG2 ODCG1 ODCG0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
2
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-36: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L,
PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L,
PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512 AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
61C0 CNCON
31:16 0000
15:0 ON FRZ SIDL 0000
61D0 CNEN
31:16 CNEN21 CNEN20 CNEN19 CNEN18 CNEN17 CNEN16 0000
15:0 CNEN15 CNEN14 CNEN13 CNEN12 CNEN11 CNEN10 CNEN9 CNEN8 CNEN7 CNEN6 CNEN5 CNEN4 CNEN3 CNEN2 CNEN1 CNEN0 0000
61E0 CNPUE
31:16 CNPUE21 CNPUE20 CNPUE19 CNPUE18 CNPUE17 CNPUE16 0000
15:0 CNPUE15 CNPUE14 CNPUE13 CNPUE12 CNPUE11 CNPUE10 CNPUE9 CNPUE8 CNPUE7 CNPUE6 CNPUE5 CNPUE4 CNPUE3 CNPUE2 CNPUE1 CNPUE0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-37: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F256H,
PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
61C0 CNCON
31:16 0000
15:0 ON FRZ SIDL 0000
61D0 CNEN
31:16 CNEN18 CNEN17 CNEN16 0000
15:0 CNEN15 CNEN14 CNEN13 CNEN12 CNEN11 CNEN10 CNEN9 CNEN8 CNEN7 CNEN6 CNEN5 CNEN4 CNEN3 CNEN2 CNEN1 CNEN0 0000
61E0 CNPUE
31:16 CNPUE18 CNPUE17 CNPUE16 0000
15:0 CNPUE15 CNPUE14 CNPUE13 CNPUE12 CNPUE11 CNPUE10 CNPUE9 CNPUE8 CNPUE7 CNPUE6 CNPUE5 CNPUE4 CNPUE3 CNPUE2 CNPUE1 CNPUE0 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
3
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-38: PARALLEL MASTER PORT REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
7000 PMCON
31:16 0000
15:0 ON FRZ SIDL ADRMUX<1:0> PMPTTL PTWREN PTRDEN CSF<1:0> ALP CS2P CS1P WRSP RDSP 0000
7010 PMMODE
31:16 0000
15:0 BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITE<1:0> 0000
7020 PMADDR
31:16 0000
15:0 CS2EN/A15CS1EN/A14 ADDR<13:0> 0000
7030 PMDOUT
31:16
DATAOUT<31:0>
0000
15:0 0000
7040 PMDIN
31:16
DATAIN<31:0>
0000
15:0 0000
7050 PMAEN
31:16 0000
15:0 PTEN<15:0> 0000
7060 PMSTAT
31:16 0000
15:0 IBF IBOV IB3F IB2F IB1F IB0F OBE OBUF OB3E OB2E OB1E OB0E 008F
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
TABLE 4-39: PROGRAMMING AND DIAGNOSTICS REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
F200 DDPCON
31:16 0000
15:0 JTAGEN TROEN TDOEN 0008
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
4
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-40: PREFETCH REGISTER MAP
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
4000 CHECON
(1,2)
31:16 CHECOH 0000
15:0 DCSZ<1:0> PREFEN<1:0> PFMWS<2:0> 0007
4010 CHEACC
(1)
31:16 CHEWEN 0000
15:0 CHEIDX<3:0> 0000
4020 CHETAG
(1)
31:16 LTAGBOOT LTAG<23:16> 00xx
15:0 LTAG<15:4> LVALID LLOCK LTYPE xxx2
4030 CHEMSK
(1)
31:16 0000
15:0 LMASK<15:5> 0000
4040 CHEW0
31:16
CHEW0<31:0>
xxxx
15:0 xxxx
4050 CHEW1
31:16
CHEW1<31:0>
xxxx
15:0 xxxx
4060 CHEW2
31:16
CHEW2<31:0>
xxxx
15:0 xxxx
4070 CHEW3
31:16
CHEW3<31:0>
xxxx
15:0 xxxx
4080 CHELRU
31:16 CHELRU<24:16> 0000
15:0 CHELRU<15:0> 0000
4090 CHEHIT
31:16
CHEHIT<31:0>
xxxx
15:0 xxxx
40A0 CHEMIS
31:16
CHEMIS<31:0>
xxxx
15:0 xxxx
40C0 CHEPFABT
31:16
CHEPFABT<31:0>
xxxx
15:0 xxxx
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more information.
2: Reset value is dependent on DEVCFGx configuration.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
5
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-41: RTCC REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
0200 RTCCON
31:16 CAL<9:0> 0000
15:0 ON FRZ SIDL RTSECSEL RTCCLKON RTCWREN RTCSYNC HALFSEC RTCOE 0000
0210 RTCALRM
31:16 0000
15:0 ALRMEN CHIME PIV ALRMSYNC AMASK<3:0> ARPT<7:0> 0000
0220 RTCTIME
31:16 HR10<3:0> HR01<3:0> MIN10<3:0> MIN01<3:0> xxxx
15:0 SEC10<3:0> SEC01<3:0> xx00
0230 RTCDATE
31:16 YEAR10<3:0> YEAR01<3:0> MONTH10<3:0> MONTH01<3:0> xxxx
15:0 DAY10<3:0> DAY01<3:0> WDAY01<3:0> xx00
0240 ALRMTIME
31:16 HR10<3:0> HR01<3:0> MIN10<3:0> MIN01<3:0> xxxx
15:0 SEC10<3:0> SEC01<3:0> xx00
0250 ALRMDATE
31:16 MONTH10<3:0> MONTH01<3:0> 00xx
15:0 DAY10<3:0> DAY01<3:0> WDAY01<3:0> xx0x
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-42: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
C
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
2FF0 DEVCFG3
31:16 FVBUSIO FUSBIDIO FCANIO FETHIO FMIIEN FSRSSEL<2:0> xxxx
15:0 USERID<15:0> xxxx
2FF4 DEVCFG2
31:16 FPLLODIV<2:0> xxxx
15:0 UPLLEN UPLLIDIV<2:0> FPLLMUL<2:0> FPLLIDIV<2:0> xxxx
2FF8 DEVCFG1
31:16 FWDTEN WDTPS<4:0> xxxx
15:0 FCKSM<1:0> FPBDIV<1:0> OSCIOFNC POSCMOD<1:0> IESO FSOSCEN FNOSC<2:0> xxxx
2FFC DEVCFG0
31:16 CP BWP PWP<7:4> xxxx
15:0 PWP<3:0> ICESEL DEBUG<1:0> xxxx
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
TABLE 4-43: DEVICE AND REVISION ID SUMMARY
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
0
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
F220 DEVID
31:16 VER<3:0> DEVID<27:16> xxxx
15:0 DEVID<15:0> xxxx
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: Reset values are dependent on the device variant. Refer to PIC32MX5XX/6XX/7XX Family Silicon Errata and Data Sheet Clarification (DS80480) for more information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
7
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
TABLE 4-44: USB REGISTER MAP
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
5040 U1OTGIR
(2)
31:16 0000
15:0 IDIF T1MSECIF LSTATEIF ACTVIF SESVDIF SESENDIF VBUSVDIF 0000
5050 U1OTGIE
31:16 0000
15:0 IDIE T1MSECIE LSTATEIE ACTVIE SESVDIE SESENDIE VBUSVDIE 0000
5060 U1OTGSTAT
(3)
31:16 0000
15:0 ID LSTATE SESVD SESEND VBUSVD 0000
5070 U1OTGCON
31:16 0000
15:0 DPPULUP DMPULUP DPPULDWN DMPULDWN VBUSON OTGEN VBUSCHG VBUSDIS 0000
5080 U1PWRC
31:16 0000
15:0 UACTPND
(4)
USLPGRD USBBUSY USUSPEND USBPWR 0000
5200 U1IR
(2)
31:16 0000
15:0 STALLIF ATTACHIF RESUMEIF IDLEIF TRNIF SOFIF UERRIF
URSTIF 0000
DETACHIF 0000
5210 U1IE
31:16 0000
15:0 STALLIE ATTACHIE RESUMEIE IDLEIE TRNIE SOFIE UERRIE
URSTIE 0000
DETACHIE 0000
5220 U1EIR
(2)
31:16 0000
15:0 BTSEF BMXEF DMAEF BTOEF DFN8EF CRC16EF
CRC5EF
PIDEF
0000
EOFEF 0000
5230 U1EIE
31:16 0000
15:0 BTSEE BMXEE DMAEE BTOEE DFN8EE CRC16EE
CRC5EE
PIDEE
0000
EOFEE 0000
5240 U1STAT
(3)
31:16 0000
15:0 ENDPT<3:0>
(4)
DIR PPBI 0000
5250 U1CON
31:16 0000
15:0 JSTATE
(4)
SE0
(4)
PKTDIS
USBRST HOSTEN RESUME PPBRST
USBEN 0000
TOKBUSY SOFEN 0000
5260 U1ADDR
31:16 0000
15:0 LSPDEN DEVADDR<6:0> 0000
5270 U1BDTP1
31:16 0000
15:0 BDTPTRL<7:1> 0000
5280 U1FRML
(3)
31:16 0000
15:0 FRML<7:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 CLR, SET and INV Registers for
more information.
2: This register does not have associated SET and INV registers.
3: This register does not have associated CLR, SET and INV registers.
4: Reset value for this bit is undefined.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
8
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
5290 U1FRMH
(3)
31:16 0000
15:0 FRMH<2:0> 0000
52A0 U1TOK
31:16 0000
15:0 PID<3:0> EP<3:0> 0000
52B0 U1SOF
31:16 0000
15:0 CNT<7:0> 0000
52C0 U1BDTP2
31:16 0000
15:0 BDTPTRH<7:0> 0000
52D0 U1BDTP3
31:16 0000
15:0 BDTPTRU<7:0> 0000
52E0 U1CNFG1
31:16 0000
15:0 UTEYE UOEMON USBFRZ USBSIDL UASUSPND 0001
5300 U1EP0
31:16 0000
15:0 LSPD RETRYDIS EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5310 U1EP1
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5320 U1EP2
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5330 U1EP3
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5340 U1EP4
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5350 U1EP5
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5360 U1EP6
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5370 U1EP7
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5380 U1EP8
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
5390 U1EP9
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
53A0 U1EP10
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
TABLE 4-44: USB REGISTER MAP
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 CLR, SET and INV Registers for
more information.
2: This register does not have associated SET and INV registers.
3: This register does not have associated CLR, SET and INV registers.
4: Reset value for this bit is undefined.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
0
9
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
53B0 U1EP11
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
53C0 U1EP12
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
53D0 U1EP13
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
53E0 U1EP14
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
53F0 U1EP15
31:16 0000
15:0 EPCONDIS EPRXEN EPTXEN EPSTALL EPHSHK 0000
TABLE 4-44: USB REGISTER MAP
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 CLR, SET and INV Registers for
more information.
2: This register does not have associated SET and INV registers.
3: This register does not have associated CLR, SET and INV registers.
4: Reset value for this bit is undefined.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
0
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-45: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L,
PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L,
PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
B000 C1CON
31:16 ABAT REQOP<2:0> OPMOD<2:0> CANCAP 0480
15:0 ON FRZ SIDLE CANBUSY DNCNT<4:0> 0000
B010 C1CFG
31:16 WAKFIL SEG2PH<2:0> 0000
15:0 SEG2PHTS SAM SEG1PH<2:0> PRSEG<2:0> SJW<1:0> BRP<5:0> 0000
B020 C1INT
31:16 IVRIE WAKIE CERRIE SERRIE RBOVIE MODIE CTMRIE RBIE TBIE 0000
15:0 IVRIF WAKIF CERRIF SERRIF RBOVIF MODIF CTMRIF RBIF TBIF 0000
B030 C1VEC
31:16 0000
15:0 FILHIT<4:0> ICODE<6:0> 0040
B040 C1TREC
31:16 TXBO TXBP RXBP TXWARN RXWARN EWARN 0000
15:0 TERRCNT<7:0> RERRCNT<7:0> 0000
B050 C1FSTAT
31:16 FIFOIP31 FIFOIP30 FIFOIP29 FIFOIP28 FIFOIP27 FIFOIP26 FIFOIP25 FIFOIP24 FIFOIP23 FIFOIP22 FIFOIP21 FIFOIP20 FIFOIP19 FIFOIP18 FIFOIP17 FIFOIP16 0000
15:0 FIFOIP15 FIFOIP14 FIFOIP13 FIFOIP12 FIFOIP11 FIFOIP10 FIFOIP9 FIFOIP8 FIFOIP7 FIFOIP6 FIFOIP5 FIFOIP4 FIFOIP3 FIFOIP2 FIFOIP1 FIFOIP0 0000
B060 C1RXOVF
31:16 RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16 0000
15:0 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9 RXOVF8 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2 RXOVF1 RXOVF0 0000
B070 C1TMR
31:16 CANTS<15:0> 0000
15:0 CANTSPRE<15:0> 0000
B080 C1RXM0
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
B090 C1RXM1
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
B0A0 C1RXM2
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
B0B0 C1RXM3
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
B0C0 C1FLTCON0
31:16 FLTEN3 MSEL3<1:0> FSEL3<4:0> FLTEN2 MSEL2<1:0> FSEL2<4:0> 0000
15:0 FLTEN1 MSEL1<1:0> FSEL1<4:0> FLTEN0 MSEL0<1:0> FSEL0<4:0> 0000
B0D0 C1FLTCON1
31:16 FLTEN7 MSEL7<1:0> FSEL7<4:0> FLTEN6 MSEL6<1:0> FSEL6<4:0> 0000
15:0 FLTEN5 MSEL5<1:0> FSEL5<4:0> FLTEN4 MSEL4<1:0> FSEL4<4:0> 0000
B0E0 C1FLTCON2
31:16 FLTEN11 MSEL11<1:0> FSEL11<4:0> FLTEN10 MSEL10<1:0> FSEL10<4:0> 0000
15:0 FLTEN9 MSEL9<1:0> FSEL9<4:0> FLTEN8 MSEL8<1:0> FSEL8<4:0> 0000
B0F0 C1FLTCON3
31:16 FLTEN15 MSEL15<1:0> FSEL15<4:0> FLTEN14 MSEL14<1:0> FSEL14<4:0> 0000
15:0 FLTEN13 MSEL13<1:0> FSEL13<4:0> FLTEN12 MSEL12<1:0> FSEL12<4:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
1
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
B100 C1FLTCON4
31:16 FLTEN19 MSEL19<1:0> FSEL19<4:0> FLTEN18 MSEL18<1:0> FSEL18<4:0> 0000
15:0 FLTEN17 MSEL17<1:0> FSEL17<4:0> FLTEN16 MSEL16<1:0> FSEL16<4:0> 0000
B110 C1FLTCON5
31:16 FLTEN23 MSEL23<1:0> FSEL23<4:0> FLTEN22 MSEL22<1:0> FSEL22<4:0> 0000
15:0 FLTEN21 MSEL21<1:0> FSEL21<4:0> FLTEN20 MSEL20<1:0> FSEL20<4:0> 0000
B120 C1FLTCON6
31:16 FLTEN27 MSEL27<1:0> FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0> 0000
15:0 FLTEN25 MSEL25<1:0> FSEL25<4:0> FLTEN24 MSEL24<1:0> FSEL24<4:0> 0000
B130 C1FLTCON7
31:16 FLTEN31 MSEL31<1:0> FSEL31<4:0> FLTEN30 MSEL30<1:0> FSEL30<4:0> 0000
15:0 FLTEN29 MSEL29<1:0> FSEL29<4:0> FLTEN28 MSEL28<1:0> FSEL28<4:0> 0000
B140
C1RXFn
(n = 0-31)
31:16 SID<10:0> - EXID EID<17:16> xxxx
15:0 EID<15:0> xxxx
B340 C1FIFOBA
31:16
C1FIFOBA<31:0>
0000
15:0 0000
B350
C1FIFOCONn
(n = 0-31)
31:16 FSIZE<4:0> 0000
15:0 FRESET UINC DONLY TXEN TXABAT TXLARB TXERR TXREQ RTREN TXPRI<1:0> 0000
B360
C1FIFOINTn
(n = 0-31)
31:16 TXNFULLIE TXHALFIE TXEMPTYIE RXOVFLIE RXFULLIE RXHALFIE
RXN
EMPTYIE
0000
15:0 TXNFULLIF TXHALFIF TXEMPTYIF RXOVFLIF RXFULLIF RXHALFIF
RXN
EMPTYIF
0000
B370
C1FIFOUAn
(n = 0-31)
31:16
C1FIFOUA<31:0>
0000
15:0 0000
B380
C1FIFOCIn
(n = 0-31)
31:16 0000
15:0 C1FIFOCI<4:0> 0000
TABLE 4-45: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H,
PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L,
PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L,
PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
2
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-46: CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F256L,
PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
C000 C2CON
31:16 ABAT REQOP<2:0> OPMOD<2:0> CANCAP 0480
15:0 ON FRZ SIDLE CANBUSY DNCNT<4:0> 0000
C010 C2CFG
31:16 WAKFIL SEG2PH<2:0> 0000
15:0 SEG2PHTS SAM SEG1PH<2:0> PRSEG<2:0> SJW<1:0> BRP<5:0> 0000
C020 C2INT
31:16 IVRIE WAKIE CERRIE SERRIE RBOVIE MODIE CTMRIE RBIE TBIE 0000
15:0 IVRIF WAKIF CERRIF SERRIF RBOVIF MODIF CTMRIF RBIF TBIF 0000
C030 C2VEC
31:16 0000
15:0 FILHIT<4:0> ICODE<6:0> 0040
C040 C2TREC
31:16 TXBO TXBP RXBP TXWARN RXWARN EWARN 0000
15:0 TERRCNT<7:0> RERRCNT<7:0> 0000
C050 C2FSTAT
31:16 FIFOIP31 FIFOIP30 FIFOIP29 FIFOIP28 FIFOIP27 FIFOIP26 FIFOIP25 FIFOIP24 FIFOIP23 FIFOIP22 FIFOIP21 FIFOIP20 FIFOIP19 FIFOIP18 FIFOIP17 FIFOIP16 0000
15:0 FIFOIP15 FIFOIP14 FIFOIP13 FIFOIP12 FIFOIP11 FIFOIP10 FIFOIP9 FIFOIP8 FIFOIP7 FIFOIP6 FIFOIP5 FIFOIP4 FIFOIP3 FIFOIP2 FIFOIP1 FIFOIP0 0000
C060 C2RXOVF
31:16 RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16 0000
15:0 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9 RXOVF8 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2 RXOVF1 RXOVF0 0000
C070 C2TMR
31:16 CANTS<15:0> 0000
15:0 CANTSPRE<15:0> 0000
C080 C2RXM0
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
C0A0 C2RXM1
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
C0B0 C2RXM2
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
C0B0 C2RXM3
31:16 SID<10:0> - MIDE EID<17:16> xxxx
15:0 EID<15:0> xxxx
C0C0 C2FLTCON0
31:16 FLTEN3 MSEL3<1:0> FSEL3<4:0> FLTEN2 MSEL2<1:0> FSEL2<4:0> 0000
15:0 FLTEN1 MSEL1<1:0> FSEL1<4:0> FLTEN0 MSEL0<1:0> FSEL0<4:0> 0000
C0D0 C2FLTCON1
31:16 FLTEN7 MSEL7<1:0> FSEL7<4:0> FLTEN6 MSEL6<1:0> FSEL6<4:0> 0000
15:0 FLTEN5 MSEL5<1:0> FSEL5<4:0> FLTEN4 MSEL4<1:0> FSEL4<4:0> 0000
C0E0 C2FLTCON2
31:16 FLTEN11 MSEL11<1:0> FSEL11<4:0> FLTEN10 MSEL10<1:0> FSEL10<4:0> 0000
15:0 FLTEN9 MSEL9<1:0> FSEL9<4:0> FLTEN8 MSEL8<1:0> FSEL8<4:0> 0000
C0F0 C2FLTCON3
31:16 FLTEN15 MSEL15<1:0> FSEL15<4:0> FLTEN14 MSEL14<1:0> FSEL14<4:0> 0000
15:0 FLTEN13 MSEL13<1:0> FSEL13<4:0> FLTEN12 MSEL12<1:0> FSEL12<4:0> 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
3
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
C100 C2FLTCON4
31:16 FLTEN19 MSEL19<1:0> FSEL19<4:0> FLTEN18 MSEL18<1:0> FSEL18<4:0> 0000
15:0 FLTEN17 MSEL17<1:0> FSEL17<4:0> FLTEN16 MSEL16<1:0> FSEL16<4:0: 0000
C110 C2FLTCON5
31:16 FLTEN23 MSEL23<1:0> FSEL23<4:0> FLTEN22 MSEL22<1:0> FSEL22<4:0> 0000
15:0 FLTEN21 MSEL21<1:0> FSEL21<4:0> FLTEN20 MSEL20<1:0> FSEL20<4:0> 0000
C120 C2FLTCON6
31:16 FLTEN27 MSEL27<1:0> FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0> 0000
15:0 FLTEN25 MSEL25<1:0> FSEL25<4:0> FLTEN24 MSEL24<1:0> FSEL24<4:0> 0000
C130 C2FLTCON7
31:16 FLTEN31 MSEL31<1:0> FSEL31<4:0> FLTEN30 MSEL30<1:0> FSEL30<4:0> 0000
15:0 FLTEN29 MSEL29<1:0> FSEL29<4:0> FLTEN28 MSEL28<1:0> FSEL28<4:0> 0000
C140
C2RXFn
(n = 0-31)
31:16 SID<10:0> - EXID EID<17:16> xxxx
15:0 EID<15:0> xxxx
C340 C2FIFOBA
31:16
C2FIFOBA<31:0>
0000
15:0 0000
C350
C2FIFOCONn
(n = 0-31)
31:16 FSIZE<4:0> 0000
15:0 FRESET UINC DONLY TXEN TXABAT TXLARB TXERR TXREQ RTREN TXPRI<1:0> 0000
C360
C2FIFOINTn
(n = 0-31)
31:16 TXNFULLIE TXHALFIE TXEMPTYIE RXOVFLIE RXFULLIE RXHALFIE
RXN
EMPTYIE
0000
15:0 TXNFULLIF TXHALFIF TXEMPTYIF RXOVFLIF RXFULLIF RXHALFIF
RXN
EMPTYIF
0000
C370
C2FIFOUAn
(n = 0-31)
31:16
C2FIFOUA<31:0>
0000
15:0 0000
C380
C2FIFOCIn
(n = 0-31)
31:16 0000
15:0 C2FIFOCI<4:0> 0000
TABLE 4-46: CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F256L,
PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and INV Registers for more
information.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
4
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L,
PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H,
PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128L,
PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
9000 ETHCON1
31:16 PTV<15:0> 0000
15:0 ON FRZ SIDL TXRTS RXEN AUTOFC MANFC BUFCDEC 0000
9010 ETHCON2
31:16 0000
15:0 RXBUFSZ<6:0> 0000
9020 ETHTXST
31:16 TXSTADDR<31:16> 0000
15:0 TXSTADDR<15:2> 0000
9030 ETHRXST
31:16 RXSTADDR<31:16> 0000
15:0 RXSTADDR<15:2> 0000
9040 ETHHT0
31:16
HT<31:0>
0000
15:0 0000
9050 ETHHT1
31:16
HT<63:32>
0000
15:0 0000
9060 ETHPMM0
31:16
PMM<31:0>
0000
15:0 0000
9070 ETHPMM1
31:16
PMM<63:32>
0000
15:0 0000
9080 ETHPMCS
31:16 0000
15:0 PMCS<15:0> 0000
9090 ETHPMO
31:16 0000
15:0 PMO<15:0> 0000
90A0 ETHRXFC
31:16 0000
15:0 HTEN MPEN NOTPM PMMODE<3:0>
CRC
ERREN
CRC
OKEN
RUNT
ERREN
RUNTEN UCEN
NOT
MEEN
MCEN BCEN 0000
90B0 ETHRXWM
31:16 RXFWM<7:0> 0000
15:0 RXEWM<7:0> 0000
90C0 ETHIEN
31:16 0000
15:0
TX
BUSEIE
RX
BUSEIE
EW
MARKIE
FW
MARKIE
RX
DONEIE
PK
TPENDIE
RX
ACTIE
TX
DONEIE
TX
ABORTIE
RX
BUFNAIE
RX
OVFLWIE
0000
90D0 ETHIRQ
31:16 0000
15:0 TXBUSE RXBUSE EWMARK FWMARK RXDONE PKTPEND RXACT TXDONE TXABORT RXBUFNA RXOVFLW 0000
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and
INV Registers for more information.
2: Reset values default to the factory programmed value.
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
5
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
90E0 ETHSTAT
31:16 BUFCNT<7:0> 0000
15:0 BUSY TXBUSY RXBUSY 0000
9100
ETH
RXOVFLOW
31:16 0000
15:0 RXOVFLWCNT<15:0> 0000
9110
ETH
FRMTXOK
31:16 0000
15:0 FRMTXOKCNT<15:0> 0000
9120
ETH
SCOLFRM
31:16 0000
15:0 SCOLFRMCNT<15:0> 0000
9130
ETH
MCOLFRM
31:16 0000
15:0 MCOLFRMCNT<15:0> 0000
9140
ETH
FRMRXOK
31:16 0000
15:0 FRMRXOKCNT<15:0> 0000
9150
ETH
FCSERR
31:16 0000
15:0 FCSERRCNT<15:0> 0000
9160
ETH
ALGNERR
31:16 0000
15:0 ALGNERRCNT<15:0> 0000
9200
EMAC1
CFG1
31:16 0000
15:0
SOFT
RESET
SIM
RESET
RESET
RMCS
RESET
RFUN
RESET
TMCS
RESET
TFUN
LOOPBACK TXPAUSE RXPAUSE PASSALL RXENABLE 800D
9210
EMAC1
CFG2
31:16 0000
15:0
EXCESS
DFR
BP
NOBKOFF
NOBKOFF LONGPRE PUREPRE AUTOPAD VLANPAD
PAD
ENABLE
CRC
ENABLE
DELAYCRC HUGEFRM LENGTHCK FULLDPLX 4082
9220
EMAC1
IPGT
31:16 0000
15:0 B2BIPKTGP<6:0> 0012
9230
EMAC1
IPGR
31:16 0000
15:0 NB2BIPKTGP1<6:0> NB2BIPKTGP2<6:0> 0C12
9240
EMAC1
CLRT
31:16 0000
15:0 CWINDOW<5:0> RETX<3:0> 370F
9250
EMAC1
MAXF
31:16 0000
15:0 MACMAXF<15:0> 05EE
TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L,
PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H,
PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128L,
PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and
INV Registers for more information.
2: Reset values default to the factory programmed value.
P
I
C
3
2
M
X
5
X
X
/
6
X
X
/
7
X
X
D
S
6
1
1
5
6
G
-
p
a
g
e
1
1
6
2
0
0
9
-
2
0
1
1
M
i
c
r
o
c
h
i
p
T
e
c
h
n
o
l
o
g
y
I
n
c
.
9260
EMAC1
SUPP
31:16 0000
15:0
RESET
RMII
SPEED
RMII
1000
9270
EMAC1
TEST
31:16 0000
15:0 TESTBP TESTPAUSE SHRTQNTA 0000
9280
EMAC1
MCFG
31:16 0000
15:0
RESET
MGMT
CLKSEL<3:0> NOPRE SCANINC 0020
9290
EMAC1
MCMD
31:16 0000
15:0 SCAN READ 0000
92A0
EMAC1
MADR
31:16 0000
15:0 PHYADDR<4:0> REGADDR<4:0> 0100
92B0
EMAC1
MWTD
31:16 0000
15:0 MWTD<15:0> 0000
92C0
EMAC1
MRDD
31:16 0000
15:0 MRDD<15:0> 0000
92D0
EMAC1
MIND
31:16 0000
15:0 LINKFAIL NOTVALID SCAN MIIMBUSY 0000
9300
EMAC1
SA0
(2)
31:16 xxxx
15:0 STNADDR6<7:0> STNADDR5<7:0> xxxx
9310
EMAC1
SA1
(2)
31:16 xxxx
15:0 STNADDR4<7:0> STNADDR3<7:0> xxxx
9320
EMAC1
SA2
(2)
31:16 xxxx
15:0 STNADDR2<7:0> STNADDR1<7:0> xxxx
TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L,
PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H,
PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128L,
PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES
(1)
(CONTINUED)
V
i
r
t
u
a
l
A
d
d
r
e
s
s
(
B
F
8
8
_
#
)
R
e
g
i
s
t
e
r
N
a
m
e
B
i
t
R
a
n
g
e
Bits
A
l
l
R
e
s
e
t
s
31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0
Legend: x = unknown value on Reset; = unimplemented, read as 0. Reset values are shown in hexadecimal.
Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 CLR, SET and
INV Registers for more information.
2: Reset values default to the factory programmed value.
2009-2011 Microchip Technology Inc. DS61156G-page 117
PIC32MX5XX/6XX/7XX
5.0 FLASH PROGRAM MEMORY
PIC32MX5XX/6XX/7XX devices contain an internal
Flash program memory for executing user code. There
are three methods by which the user can program this
memory:
1. Run-Time Self-Programming (RTSP)
2. EJTAG Programming
3. In-Circuit Serial Programming (ICSP)
RTSP is performed by software executing from either
Flash or RAM memory. Information about RTSP
techniques is available in Section 5. Flash Program
Memory (DS61121) in the PIC32 Family Reference
Manual.
EJTAG is performed using the EJTAG port of the
device and an EJTAG capable programmer.
ICSP is performed using a serial data connection to the
device and allows much faster programming times than
RTSP.
The EJTAG and ICSP methods are described in the
PIC32 Flash Programming Specification (DS61145),
which can be downloaded from the Microchip web site.
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 5. Flash
Program Memory (DS61121) in the
PIC32 Family Reference Manual, which
is available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
PIC32MX5XX/6XX/7XX
DS61156G-page 118 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 119
PIC32MX5XX/6XX/7XX
6.0 RESETS
The Reset module combines all Reset sources and
controls the device Master Reset signal, SYSRST. The
following is a list of device Reset sources:
POR: Power-on Reset
MCLR: Master Clear Reset pin
SWR: Software Reset
WDTR: Watchdog Timer Reset
BOR: Brown-out Reset
CMR: Configuration Mismatch Reset
A simplified block diagram of the Reset module is
illustrated in Figure 6-1.
FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 7. Resets
(DS61118) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
MCLR
VDD
VDD Rise
Detect
POR
Sleep or Idle
Brown-out
Reset
WDT
Time-out
Glitch Filter
BOR
Configuration
SYSRST
Software Reset
Power-up
Timer
Voltage
Enabled
Reset
WDTR
SWR
CMR
MCLR
Mismatch
Regulator
PIC32MX5XX/6XX/7XX
DS61156G-page 120 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 121
PIC32MX5XX/6XX/7XX
7.0 INTERRUPT CONTROLLER
PIC32MX5XX/6XX/7XX devices generate interrupt
requests in response to interrupt events from peripheral
modules. The interrupt control module exists externally
to the CPU logic and prioritizes the interrupt events
before presenting them to the CPU.
The PIC32MX5XX/6XX/7XX interrupt module includes
the following features:
Up to 96 interrupt sources
Up to 64 interrupt vectors
Single and multi-vector mode operations
Five external interrupts with edge polarity control
Interrupt proximity timer
Module freeze in Debug mode
Seven user-selectable priority levels for each
vector
Four user-selectable subpriority levels within each
priority
Dedicated shadow set for user-selectable priority
level
Software can generate any interrupt
User-configurable interrupt vector table location
User-configurable interrupt vector spacing
A simplified block diagram of the Interrupt Controller
module is illustrated in Figure 7-1.
FIGURE 7-1: INTERRUPT CONTROLLER MODULE
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 8. Interrupts
(DS61108) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Interrupt Controller
I
n
t
e
r
r
u
p
t
R
e
q
u
e
s
t
s
Vector Number
CPU Core
Priority Level
Shadow Set Number
PIC32MX5XX/6XX/7XX
DS61156G-page 122 2009-2011 Microchip Technology Inc.
TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION
Interrupt Source
(1)
IRQ
Vector
Number
Interrupt Bit Location
Flag Enable Priority Sub-Priority
Highest Natural Order Priority
CT Core Timer Interrupt 0 0 IFS0<0> IEC0<0> IPC0<4:2> IPC0<1:0>
CS0 Core Software Interrupt 0 1 1 IFS0<1> IEC0<1> IPC0<12:10> IPC0<9:8>
CS1 Core Software Interrupt 1 2 2 IFS0<2> IEC0<2> IPC0<20:18> IPC0<17:16>
INT0 External Interrupt 0 3 3 IFS0<3> IEC0<3> IPC0<28:26> IPC0<25:24>
T1 Timer1 4 4 IFS0<4> IEC0<4> IPC1<4:2> IPC1<1:0>
IC1 Input Capture 1 5 5 IFS0<5> IEC0<5> IPC1<12:10> IPC1<9:8>
OC1 Output Compare 1 6 6 IFS0<6> IEC0<6> IPC1<20:18> IPC1<17:16>
INT1 External Interrupt 1 7 7 IFS0<7> IEC0<7> IPC1<28:26> IPC1<25:24>
T2 Timer2 8 8 IFS0<8> IEC0<8> IPC2<4:2> IPC2<1:0>
IC2 Input Capture 2 9 9 IFS0<9> IEC0<9> IPC2<12:10> IPC2<9:8>
OC2 Output Compare 2 10 10 IFS0<10> IEC0<10> IPC2<20:18> IPC2<17:16>
INT2 External Interrupt 2 11 11 IFS0<11> IEC0<11> IPC2<28:26> IPC2<25:24>
T3 Timer3 12 12 IFS0<12> IEC0<12> IPC3<4:2> IPC3<1:0>
IC3 Input Capture 3 13 13 IFS0<13> IEC0<13> IPC3<12:10> IPC3<9:8>
OC3 Output Compare 3 14 14 IFS0<14> IEC0<14> IPC3<20:18> IPC3<17:16>
INT3 External Interrupt 3 15 15 IFS0<15> IEC0<15> IPC3<28:26> IPC3<25:24>
T4 Timer4 16 16 IFS0<16> IEC0<16> IPC4<4:2> IPC4<1:0>
IC4 Input Capture 4 17 17 IFS0<17> IEC0<17> IPC4<12:10> IPC4<9:8>
OC4 Output Compare 4 18 18 IFS0<18> IEC0<18> IPC4<20:18> IPC4<17:16>
INT4 External Interrupt 4 19 19 IFS0<19> IEC0<19> IPC4<28:26> IPC4<25:24>
T5 Timer5 20 20 IFS0<20> IEC0<20> IPC5<4:2> IPC5<1:0>
IC5 Input Capture 5 21 21 IFS0<21> IEC0<21> IPC5<12:10> IPC5<9:8>
OC5 Output Compare 5 22 22 IFS0<22> IEC0<22> IPC5<20:18> IPC5<17:16>
SPI1E SPI1 Fault 23 23 IFS0<23> IEC0<23> IPC5<28:26> IPC5<25:24>
SPI1RX SPI1 Receive Done 24 23 IFS0<24> IEC0<24> IPC5<28:26> IPC5<25:24>
SPI1TX SPI1 Transfer Done 25 23 IFS0<25> IEC0<25> IPC5<28:26> IPC5<25:24>
U1E UART1 Error
26 24 IFS0<26> IEC0<26> IPC6<4:2> IPC6<1:0> SPI3E SPI3 Fault
I2C3B I2C3 Bus Collision Event
U1RX UART1 Receiver
27 24 IFS0<27> IEC0<27> IPC6<4:2> IPC6<1:0> SPI3RX SPI3 Receive Done
I2C3S I2C3 Slave Event
U1TX UART1 Transmitter
28 24 IFS0<28> IEC0<28> IPC6<4:2> IPC6<1:0> SPI3TX SPI3 Transfer Done
I2C3M I2C3 Master Event
I2C1B I2C1 Bus Collision Event 29 25 IFS0<29> IEC0<29> IPC6<12:10> IPC6<9:8>
I2C1S I2C1 Slave Event 30 25 IFS0<30> IEC0<30> IPC6<12:10> IPC6<9:8>
I2C1M I2C1 Master Event 31 25 IFS0<31> IEC0<31> IPC6<12:10> IPC6<9:8>
CN Input Change Interrupt 32 26 IFS1<0> IEC1<0> IPC6<20:18> IPC6<17:16>
AD1 ADC1 Convert Done 33 27 IFS1<1> IEC1<1> IPC6<28:26> IPC6<25:24>
Note 1: Not all interrupt sources are available on all devices. See Table 1, Table 2 and Table 3 for the list of
available peripherals.
2009-2011 Microchip Technology Inc. DS61156G-page 123
PIC32MX5XX/6XX/7XX
PMP Parallel Master Port 34 28 IFS1<2> IEC1<2> IPC7<4:2> IPC7<1:0>
CMP1 Comparator Interrupt 35 29 IFS1<3> IEC1<3> IPC7<12:10> IPC7<9:8>
CMP2 Comparator Interrupt 36 30 IFS1<4> IEC1<4> IPC7<20:18> IPC7<17:16>
U3E UART2A Error
SPI2E SPI2 Fault
I2C4B I2C4 Bus Collision Event
37 31 IFS1<5> IEC1<5> IPC7<28:26> IPC7<25:24>
U3RX UART2A Receiver
SPI2RX SPI2 Receive Done
I2C4S I2C4 Slave Event
38 31 IFS1<6> IEC1<6> IPC7<28:26> IPC7<25:24>
U3TX UART2A Transmitter
SPI2TX SPI2 Transfer Done
IC4M I2C4 Master Event
39 31 IFS1<7> IEC1<7> IPC7<28:26> IPC7<25:24>
U2E UART3A Error
SPI4E SPI4 Fault
I2C5B I2C5 Bus Collision Event
40 32 IFS1<8> IEC1<8> IPC8<4:2> IPC8<1:0>
U2RX UART3A Receiver
SPI4RX SPI4 Receive Done
I2C5S I2C5 Slave Event
41 32 IFS1<9> IEC1<9> IPC8<4:2> IPC8<1:0>
U2TX UART3A Transmitter
SPI4TX SPI4 Transfer Done
IC5M I2C5 Master Event
42 32 IFS1<10> IEC1<10> IPC8<4:2> IPC8<1:0>
I2C2B I2C2 Bus Collision Event 43 33 IFS1<11> IEC1<11> IPC8<12:10> IPC8<9:8>
I2C2S I2C2 Slave Event 44 33 IFS1<12> IEC1<12> IPC8<12:10> IPC8<9:8>
I2C2M I2C2 Master Event 45 33 IFS1<13> IEC1<13> IPC8<12:10> IPC8<9:8>
FSCM Fail-Safe Clock Monitor 46 34 IFS1<14> IEC1<14> IPC8<20:18> IPC8<17:16>
RTCC Real-Time Clock and
Calendar
47 35 IFS1<15> IEC1<15> IPC8<28:26> IPC8<25:24>
DMA0 DMA Channel 0 48 36 IFS1<16> IEC1<16> IPC9<4:2> IPC9<1:0>
DMA1 DMA Channel 1 49 37 IFS1<17> IEC1<17> IPC9<12:10> IPC9<9:8>
DMA2 DMA Channel 2 50 38 IFS1<18> IEC1<18> IPC9<20:18> IPC9<17:16>
DMA3 DMA Channel 3 51 39 IFS1<19> IEC1<19> IPC9<28:26> IPC9<25:24>
DMA4 DMA Channel 4 52 40 IFS1<20> IEC1<20> IPC10<4:2> IPC10<1:0>
DMA5 DMA Channel 5 53 41 IFS1<21> IEC1<21> IPC10<12:10> IPC10<9:8>
DMA6 DMA Channel 6 54 42 IFS1<22> IEC1<22> IPC10<20:18> IPC10<17:16>
DMA7 DMA Channel 7 55 43 IFS1<23> IEC1<23> IPC10<28:26> IPC10<25:24>
FCE Flash Control Event 56 44 IFS1<24> IEC1<24> IPC11<4:2> IPC11<1:0>
USB USB Interrupt 57 45 IFS1<25> IEC1<25> IPC11<12:10> IPC11<9:8>
CAN1 Control Area Network 1 58 46 IFS1<26> IEC1<26> IPC11<20:18> IPC11<17:16>
CAN2 Control Area Network 2 59 47 IFS1<27> IEC1<27> IPC11<28:26> IPC11<25:24>
ETH Ethernet Interrupt 60 48 IFS1<28> IEC1<28> IPC12<4:2> IPC12<1:0>
IC1E Input Capture 1 Error 61 5 IFS1<29> IEC1<29> IPC1<12:10> IPC1<9:8>
IC2E Input Capture 2 Error 62 9 IFS1<30> IEC1<30> IPC2<12:10> IPC2<9:8>
IC3E Input Capture 3 Error 63 13 IFS1<31> IEC1<31> IPC3<12:10> IPC3<9:8>
IC4E Input Capture 4 Error 64 17 IFS2<0> IEC2<0> IPC4<12:10> IPC4<9:8>
TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
Interrupt Source
(1)
IRQ
Vector
Number
Interrupt Bit Location
Flag Enable Priority Sub-Priority
Note 1: Not all interrupt sources are available on all devices. See Table 1, Table 2 and Table 3 for the list of
available peripherals.
PIC32MX5XX/6XX/7XX
DS61156G-page 124 2009-2011 Microchip Technology Inc.
IC4E Input Capture 5 Error 65 21 IFS2<1> IEC2<1> IPC5<12:10> IPC5<9:8>
PMPE Parallel Master Port Error 66 28 IFS2<2> IEC2<2> IPC7<4:2> IPC7<1:0>
U4E UART4 Error 67 49 IFS2<3> IEC2<3> IPC12<12:10> IPC12<9:8>
U4RX UART4 Receiver 68 49 IFS2<4> IEC2<4> IPC12<12:10> IPC12<9:8>
U4TX UART4 Transmitter 69 49 IFS2<5> IEC2<5> IPC12<12:10> IPC12<9:8>
U6E UART6 Error 70 50 IFS2<6> IEC2<6> IPC12<20:18> IPC12<17:16>
U6RX UART6 Receiver 71 50 IFS2<7> IEC2<7> IPC12<20:18> IPC12<17:16>
U6TX UART6 Transmitter 72 50 IFS2<8> IEC2<8> IPC12<20:18> IPC12<17:16>
U5E UART5 Error 73 51 IFS2<9> IEC2<9> IPC12<28:26> IPC12<25:24>
U5RX UART5 Receiver 74 51 IFS2<10> IEC2<10> IPC12<28:26> IPC12<25:24>
U5TX UART5 Transmitter 75 51 IFS2<11> IEC2<11> IPC12<28:26> IPC12<25:24>
(Reserved)
Lowest Natural Order Priority
TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
Interrupt Source
(1)
IRQ
Vector
Number
Interrupt Bit Location
Flag Enable Priority Sub-Priority
Note 1: Not all interrupt sources are available on all devices. See Table 1, Table 2 and Table 3 for the list of
available peripherals.
2009-2011 Microchip Technology Inc. DS61156G-page 125
PIC32MX5XX/6XX/7XX
8.0 OSCILLATOR
CONFIGURATION
The PIC32MX5XX/6XX/7XX oscillator system has the
following modules and features:
A total of four external and internal oscillator
options as clock sources
On-Chip PLL with user-selectable input divider,
multiplier and output divider to boost operating
frequency on select internal and external
oscillator sources
On-Chip user-selectable divisor postscaler on
select oscillator sources
Software-controllable switching between
various clock sources
A Fail-Safe Clock Monitor (FSCM) that detects
clock failure and permits safe application recovery
or shutdown
Dedicated On-Chip PLL for USB peripheral
Figure 8-1shows the Oscillator module block diagram.
FIGURE 8-1: PIC32MX5XX/6XX/7XX FAMILY OSCILLATOR BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 6. Oscillator
(DS61112) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Timer1, RTCC
Clock Control Logic
Fail-Safe
Clock
Monitor
FSCM INT
FSCM Event
COSC<2:0>
NOSC<2:0>
OSWEN FSCMEN<1:0>
PLL
Secondary Oscillator (SOSC)
SOSCEN and FSOSCEN
SOSCO
SOSCI
Primary Oscillator
XTPLL, HSPLL,
XT, HS, EC
CPU and Select Peripherals
Peripherals
FRCDIV<2:0>
WDT, PWRT
8 MHz typical
FRC
31.25 kHz typical
FRC
Oscillator
LPRC
Oscillator
SOSC
LPRC
FRCDIV
ECPLL, FRCPLL
TUN<5:0>
div 16
Postscaler
FPLLIDIV<2:0>
PBDIV<1:0>
FRC/16
Postscaler
PLL Multiplier
COSC<2:0>
FIN
div x div y
PLL Output Divider
PLLODIV<2:0>
PLL Input Divider
div x
32.768 kHz
PLLMULT<2:0>
PBCLK
UFIN = 4 MHz
PLL x24
USB Clock (48 MHz)
div 2
UPLLEN
UFRCEN
div x
UPLLIDIV<2:0>
UFIN
4 MHz FIN 5 MHz
C1
(3)
C2
(3)
XTAL
RS
(1)
Enable
Notes: 1. A series resistor, RS, may be required for AT strip cut crystals.
2. The internal feedback resistor, RF, is typically in the range of 2 to 10 M.
3. Refer to Section 6. Oscillator (DS61112) in the PIC32 Family
Reference Manual for help in determining the best oscillator components.
4. The PBCLK out is available on the OSC2 pin in certain clock modes.
OSC2
(4)
OSC1
RF
(2)
To Internal
Logic
USB PLL
(POSC)
div 2
ADC
SYSCLK
PIC32MX5XX/6XX/7XX
DS61156G-page 126 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 127
PIC32MX5XX/6XX/7XX
9.0 PREFETCH CACHE
Prefetch cache increases performance for applications
executing out of the cacheable program Flash memory
regions by implementing instruction caching, constant
data caching and instruction prefetching.
9.1 Features
16 fully associative lockable cache lines
16-byte cache lines
Up to four cache lines allocated to data
Two cache lines with address mask to hold
repeated instructions
Pseudo LRU replacement policy
All cache lines are software writable
16-byte parallel memory fetch
Predictive instruction prefetch
A simplified block diagram of the Prefetch Cache
module is illustrated in Figure 9-1.
FIGURE 9-1: PREFETCH CACHE MODULE BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 4. Prefetch
Cache (DS61119) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Hit Logic
Tag Logic Cache Line
Cache
Line
Address
Encode
FSM
Bus Ctrl
Cache Ctrl
Prefetch Ctrl
Hit LRU
Miss LRU
RDATA
R
D
A
T
A
CTRL
CTRL
C
T
R
L
PFM
B
M
X
/
C
P
U
B
M
X
/
C
P
U
PreFetch PreFetch
Tag
Pre-Fetch Pre-Fetch
Prefetch Prefetch
PIC32MX5XX/6XX/7XX
DS61156G-page 128 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 129
PIC32MX5XX/6XX/7XX
10.0 DIRECT MEMORY ACCESS
(DMA) CONTROLLER
The PIC32 Direct Memory Access (DMA) controller is a
bus master module useful for data transfers between
different devices without CPU intervention. The source
and destination of a DMA transfer can be any of the
memory mapped modules existent in the PIC32 (such
as Peripheral Bus (PBUS) devices: SPI, UART, PMP,
etc.) or memory itself.
Following are some of the key features of the DMA
controller module:
Four identical channels, each featuring:
- Auto-increment source and destination
address registers
- Source and destination pointers
- Memory to memory and memory to
peripheral transfers
Automatic word-size detection:
- Transfer granularity, down to byte level
- Bytes need not be word-aligned at source
and destination
Fixed priority channel arbitration
Flexible DMA channel operating modes:
- Manual (software) or automatic (interrupt)
DMA requests
- One-Shot or Auto-Repeat Block Transfer
modes
- Channel-to-channel chaining
Flexible DMA requests:
- A DMA request can be selected from any of
the peripheral interrupt sources
- Each channel can select any (appropriate)
observable interrupt as its DMA request
source
- A DMA transfer abort can be selected from
any of the peripheral interrupt sources
- Pattern (data) match transfer termination
Multiple DMA channel status interrupts:
- DMA channel block transfer complete
- Source empty or half empty
- Destination full or half full
- DMA transfer aborted due to an external
event
- Invalid DMA address generated
DMA debug support features:
- Most recent address accessed by a DMA
channel
- Most recent DMA channel to transfer data
CRC Generation module:
- CRC module can be assigned to any of the
available channels
- CRC module is highly configurable
FIGURE 10-1: DMA BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 31. Direct
Memory Access (DMA) Controller
(DS61117) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Address Decoder
Channel 0 Control
Channel 1 Control
Channel n Control Global Control
(DMACON)
Bus Interface
Channel Priority
Arbitration
S
E
L
S
E
L
Y
I
0
I
1
I
2
I
n
System IRQ INT Controller
Device Bus + Bus Arbitration
Peripheral Bus
PIC32MX5XX/6XX/7XX
DS61156G-page 130 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 131
PIC32MX5XX/6XX/7XX
11.0 USB ON-THE-GO (OTG)
The Universal Serial Bus (USB) module contains
analog and digital components to provide a USB 2.0
full-speed and low-speed embedded host, full-speed
device or OTG implementation with a minimum of
external components. This module in Host mode is
intended for use as an embedded host and therefore
does not implement a UHCI or OHCI controller.
The USB module consists of the clock generator, the
USB voltage comparators, the transceiver, the Serial
Interface Engine (SIE), a dedicated USB DMA control-
ler, pull-up and pull-down resistors, and the register
interface. A block diagram of the PIC32 USB OTG
module is presented in Figure 11-1.
The clock generator provides the 48 MHz clock
required for USB full-speed and low-speed communi-
cation. The voltage comparators monitor the voltage on
the VBUS pin to determine the state of the bus. The
transceiver provides the analog translation between
the USB bus and the digital logic. The SIE is a state
machine that transfers data to and from the endpoint
buffers and generates the hardware protocol for data
transfers. The USB DMA controller transfers data
between the data buffers in RAM and the SIE. The inte-
grated pull-up and pull-down resistors eliminate the
need for external signaling components. The register
interface allows the CPU to configure and
communicate with the module.
The PIC32 USB module includes the following
features:
USB Full-speed support for host and device
Low-speed host support
USB OTG support
Integrated signaling resistors
Integrated analog comparators for VBUS
monitoring
Integrated USB transceiver
Transaction handshaking performed by hardware
Endpoint buffering anywhere in system RAM
Integrated DMA to access system RAM and Flash
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 27. USB On-
The-Go (OTG) (DS61126) in the PIC32
Family Reference Manual, which is
available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Note: The implementation and use of the USB
specifications, as well as other third party
specifications or technologies, may
require licensing; including, but not limited
to, USB Implementers Forum, Inc. (also
referred to as USB-IF). The user is fully
responsible for investigating and
satisfying any applicable licensing
obligations.
PIC32MX5XX/6XX/7XX
DS61156G-page 132 2009-2011 Microchip Technology Inc.
FIGURE 11-1: PIC32MX5XX/6XX/7XX FAMILY USB INTERFACE DIAGRAM
OSC1
OSC2
Primary Oscillator
8 MHz Typical
FRC
Oscillator
TUN<5:0>
(4)
PLL
48 MHz USB Clock
(7)
Div x
UPLLEN
(6)
(PB Out)
(1)
UFRCEN
(3)
(POSC)
UPLLIDIV
(6)
UFIN
(5)
Div 2
VUSB
D+
(2)
D-
(2)
ID
(8)
Bus
Transceiver
SIE
VBUSON
(8)
Comparators
USB
SRP Charge
SRP Discharge
Registers
and
Control
Interface
Transceiver Power 3.3V
To Clock Generator for Core and Peripherals
Sleep or Idle
Sleep
USBEN
USB Suspend
CPU Clock Not POSC
USB Module
Voltage
System
RAM
USB Suspend
Full Speed Pull-up
Host Pull-down
Low Speed Pull-up
Host Pull-down
ID Pull-up
DMA
Note 1: PB clock is only available on this pin for select EC modes.
2: Pins can be used as digital inputs when USB is not enabled.
3: This bit field is contained in the OSCCON register.
4: This bit field is contained in the OSCTRM register.
5: USB PLL UFIN requirements: 4 MHz.
6: This bit field is contained in the DEVCFG2 register.
7: A 48 MHz clock is required for proper USB operation.
8: Pins can be used as GPIO when the USB module is disabled.
2009-2011 Microchip Technology Inc. DS61156G-page 133
PIC32MX5XX/6XX/7XX
12.0 I/O PORTS
General purpose I/O pins are the simplest of peripher-
als. They allow the PIC
SPI
and SIOP interfaces.
Following are some of the key features of this module:
Master and Slave modes support
Four different clock formats
Enhanced Framed SPI protocol support
User-configurable 8-bit, 16-bit and 32-bit data
width
Separate SPI FIFO buffers for receive and
transmit
- FIFO buffers act as 4/8/16-level deep FIFOs
based on 32/16/8-bit data width
Programmable interrupt event on every 8-bit,
16-bit and 32-bit data transfer
Operation during CPU Sleep and Idle mode
Fast bit manipulation using CLR, SET and INV
registers
FIGURE 17-1: SPI MODULE BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 23. Serial
Peripheral Interface (SPI) (DS61106) in
the PIC32 Family Reference Manual,
which is available from the Microchip web
site (www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Internal
Data Bus
SDIx
SDOx
SSx/FSYNC
SCKx
SPIxSR
bit 0
Shift
Control
Edge
Select
Enable Master Clock
Baud Rate
Slave Select
Sync Control
Clock
Control
Transmit
Receive
and Frame
Note: Access SPIxTXB and SPIxRXB FIFOs via SPIxBUF register.
FIFOs Share Address SPIxBUF
SPIxBUF
Generator
PBCLK
Write Read
SPIxTXB FIFO SPIxRXB FIFO
PIC32MX5XX/6XX/7XX
DS61156G-page 144 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 145
PIC32MX5XX/6XX/7XX
18.0 INTER-INTEGRATED
CIRCUIT (I
2
C)
The I
2
C module provides complete hardware support
for both Slave and Multi-Master modes of the I
2
C serial
communication standard. Figure 18-1 illustrates the
I
2
C module block diagram.
Each I
2
C module has a 2-pin interface: the SCLx pin is
clock and the SDAx pin is data.
Each I
2
C module offers the following key features:
I
2
C interface supporting both master and slave
operation
I
2
C Slave mode supports 7-bit and 10-bit addressing
I
2
C Master mode supports 7-bit and 10-bit
addressing
I
2
C port allows bidirectional transfers between
master and slaves
Serial clock synchronization for the I
2
C port can
be used as a handshake mechanism to suspend
and resume serial transfer (SCLREL control)
I
2
C supports multi-master operation; detects bus
collision and arbitrates accordingly
Provides support for address bit masking
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 24. Inter-
Integrated Circuit (I
2
C) (DS61116)
in the PIC32 Family Reference Manual,
which is available from the Microchip web
site (www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
PIC32MX5XX/6XX/7XX
DS61156G-page 146 2009-2011 Microchip Technology Inc.
FIGURE 18-1: I
2
C BLOCK DIAGRAM
Internal
Data Bus
SCLx
SDAx
Shift
Match Detect
I2CxADD
Start and Stop
Bit Detect
Clock
Address Match
Clock
Stretching
I2CxTRN
LSB
Shift Clock
BRG Down Counter
Reload
Control
PBCLK
Start and Stop
Bit Generation
Acknowledge
Generation
Collision
Detect
I2CxCON
I2CxSTAT
C
o
n
t
r
o
l
L
o
g
i
c
Read
LSB
Write
Read
I2CxBRG
I2CxRSR
Write
Read
Write
Read
Write
Read
Write
Read
Write
Read
I2CxMSK
I2CxRCV
2009-2011 Microchip Technology Inc. DS61156G-page 147
PIC32MX5XX/6XX/7XX
19.0 UNIVERSAL ASYNCHRONOUS
RECEIVER TRANSMITTER
(UART)
The UART module is one of the serial I/O modules
available in PIC32MX5XX/6XX/7XX family devices.
The UART is a full-duplex, asynchronous communica-
tion channel that communicates with peripheral
devices and personal computers through protocols,
such as RS-232, RS-485, LIN 1.2 and IrDA
. The
module also supports the hardware flow control option,
with UxCTS and UxRTS pins, and also includes an
IrDA encoder and decoder.
The primary features of the UART module are:
Full-duplex, 8-bit or 9-bit data transmission
Even, Odd or No Parity options (for 8-bit data)
One or two Stop bits
Hardware auto-baud feature
Hardware flow control option
Fully integrated Baud Rate Generator (BRG) with
16-bit prescaler
Baud rates ranging from 76 bps to 20 Mbps at 80
MHz
8-level deep First-In-First-Out (FIFO) transmit
data buffer
8-level deep FIFO receive data buffer
Parity, framing and buffer overrun error detection
Support for interrupt-only on address detect
(9th bit = 1)
Separate transmit and receive interrupts
Loopback mode for diagnostic support
LIN 1.2 Protocol support
IrDA encoder and decoder with 16x baud clock
output for external IrDA encoder/decoder support
Figure 19-1 illustrates a simplified block diagram of the
UART.
FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 21. Universal
Asynchronous Receiver Transmitter
(UART) (DS61107) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Baud Rate Generator
UxRX
Hardware Flow Control
UARTx Receiver
UARTx Transmitter UxTX
UxCTS
UxRTS
BCLKx IrDA
Note: Not all pins are available for all UART modules. Refer to the device-specific pin diagram for more information.
PIC32MX5XX/6XX/7XX
DS61156G-page 148 2009-2011 Microchip Technology Inc.
Figure 19-2 and Figure 19-3 illustrate typical receive
and transmit timing for the UART module.
FIGURE 19-2: UART RECEPTION
FIGURE 19-3: TRANSMISSION (8-BIT OR 9-BIT DATA)
Start 1 Stop Start 2 Stop 4 Start 5 Stop 10 Start 11 Stop 13
Cleared by
Software
Read to
UxRXREG
UxRX
RIDLE
OERR
UxRXIF
URXISEL = 00
UxRXIF
URXISEL = 01
UxRXIF
URXISEL = 10
Char 1
Char 2-4 Char 5-10 Char 11-13
Cleared by
Software
Cleared by
Software
Start Start Bit 0 Bit 1 Stop
Write to
TSR
BCLK/16
(Shift Clock)
UxTX
UxTXIF
UxTXIF
UTXISEL = 00
Bit 1
UxTXREG
UTXISEL = 01
UxTXIF
UTXISEL = 10
8 into TxBUF
Pull from Buffer
2009-2011 Microchip Technology Inc. DS61156G-page 149
PIC32MX5XX/6XX/7XX
20.0 PARALLEL MASTER PORT
(PMP)
The PMP is a parallel 8-bit/16-bit input/output module
specifically designed to communicate with a wide
variety of parallel devices, such as communications
peripherals, LCDs, external memory devices and
microcontrollers. Because the interface to parallel
peripherals varies significantly, the PMP module is
highly configurable. Figure 20-1 shows the PMP
module pinout and its connections to external devices.
Key features of the PMP module include:
8-bit, 16-bit interface
Up to 16 programmable address lines
Up to two Chip Select lines
Programmable strobe options
- Individual read and write strobes, or
- Read/write strobe with enable strobe
Address auto-increment/auto-decrement
Programmable address/data multiplexing
Programmable polarity on control signals
Parallel Slave Port support
- Legacy addressable
- Address support
- 4-byte deep auto-incrementing buffer
Programmable wait states
Operates during CPU Sleep and Idle modes
Fast bit manipulation using CLR, SET and INV
registers
Freeze option for in-circuit debugging
FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 13. Parallel
Master Port (PMP) (DS61128) in the
PIC32 Family Reference Manual, which
is available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Note: On 64-pin devices, the PMD<15:8> data
pins are not available.
PMA<0>
PMA<14>
PMA<15>
PMRD
PMWR
PMENB
PMRD/PMWR
PMCS1
PMA<1>
PMA<13:2>
PMALL
PMALH
PMCS2
Flash
Address Bus
Data Bus
Control Lines
PIC32MX5XX/6XX/7XX
LCD
FIFO
Microcontroller
16/8-bit Data (with or without multiplexed addressing)
Up to 16-bit Address
Parallel
Buffer
PMD<15:8>
(1)
PMD<7:0>
Master Port
Note 1: On 64-pin devices, data pins, PMD<15:8>, are not available in 16-bit Master modes.
EEPROM
SRAM
PIC32MX5XX/6XX/7XX
DS61156G-page 150 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 151
PIC32MX5XX/6XX/7XX
21.0 REAL-TIME CLOCK AND
CALENDAR (RTCC)
The PIC32 RTCC module is intended for applications
in which accurate time must be maintained for
extended periods of time with minimal or no CPU
intervention. Low-power optimization provides
extended battery lifetime while keeping track of time.
A simplified block diagram of the RTCC module is
illustrated in Figure 21-1.
Following are some of the key features of this module:
Time: hours, minutes and seconds
24-hour format (military time)
Visibility of one-half second period
Provides calendar: Weekday, date, month and
year
Alarm intervals are configurable for half of a
second, one second, 10 seconds, one minute, 10
minutes, one hour, one day, one week, one month
and one year
Alarm repeat with decrementing counter
Alarm with indefinite repeat: Chime
Year range: 2000 to 2099
Leap year correction
BCD format for smaller firmware overhead
Optimized for long-term battery operation
Fractional second synchronization
User calibration of the clock crystal frequency with
auto-adjust
Calibration range: 0.66 seconds error per month
Calibrates up to 260 ppm of crystal error
Requirements: External 32.768 kHz clock crystal
Alarm pulse or seconds clock output on
RTCC pin
FIGURE 21-1: RTCC BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 29. Real-Time
Clock and Calendar (RTCC)
(DS61125) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Seconds Pulse
RTCC Prescalers
RTCC Timer
Comparator
Compare Registers
Repeat Counter
YEAR, MTH, DAY
WKDAY
HR, MIN, SEC
MTH, DAY
WKDAY
HR, MIN, SEC
with Masks
RTCC Interrupt Logic
Alarm
Event
32.768 kHz Input
from Secondary
0.5s
Alarm Pulse
RTCC Interrupt
RTCVAL
ALRMVAL
RTCC Pin
RTCOE
Oscillator (SOSC)
PIC32MX5XX/6XX/7XX
DS61156G-page 152 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 153
PIC32MX5XX/6XX/7XX
22.0 10-BIT ANALOG-TO-DIGITAL
CONVERTER (ADC)
The PIC32MX5XX/6XX/7XX 10-bit Analog-to-Digital
Converter (ADC) includes the following features:
Successive Approximation Register (SAR)
conversion
Up to 1 Msps conversion speed
Up to 16 analog input pins
External voltage reference input pins
One unipolar, differential Sample and Hold
Amplifier (SHA)
Automatic Channel Scan mode
Selectable conversion trigger source
16-word conversion result buffer
Selectable buffer fill modes
Eight conversion result format options
Operation during CPU Sleep and Idle modes
A block diagram of the 10-bit ADC is illustrated in
Figure 22-1. The 10-bit ADC has up to 16 analog input
pins, designated AN0-AN15. In addition, there are two
analog input pins for external voltage reference
connections. These voltage reference inputs may be
shared with other analog input pins and may be
common to other analog module references.
The analog inputs are connected through two multi-
plexers (MUXs) to one SHA. The analog input MUXs
can be switched between two sets of analog inputs
between conversions. Unipolar differential conversions
are possible on all channels, other than the pin used as
the reference, using a reference input pin (see
Figure 22-1).
The Analog Input Scan mode sequentially converts
user-specified channels. A control register specifies
which analog input channels will be included in the
scanning sequence.
The 10-bit ADC is connected to a 16-word result buffer.
Each 10-bit result is converted to one of eight 32-bit
output formats when it is read from the result buffer.
FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 17. 10-bit
Analog-to-Digital Converter (ADC)
(DS61104) in the PIC32 Family
Reference Manual, which is available
from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
SAR ADC
S/H
ADC1BUF0
ADC1BUF1
ADC1BUF2
ADC1BUFF
ADC1BUFE
AN0
AN15
AN1
VREFL
CH0SB<4:0>
CH0NA CH0NB
+
-
CH0SA<4:0>
Channel
Scan
CSCNA
Alternate
VREF+
(1)
AVDD AVSS VREF-
(1)
Note 1: VREF+ and VREF- inputs can be multiplexed with other analog inputs.
Input Selection
VREFH VREFL
VCFG<2:0>
PIC32MX5XX/6XX/7XX
DS61156G-page 154 2009-2011 Microchip Technology Inc.
FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM
1
0
Div 2
TPB
ADC Conversion
Clock Multiplier
2, 4,..., 512
ADRC
TAD
8
ADCS<7:0>
FRC
2009-2011 Microchip Technology Inc. DS61156G-page 155
PIC32MX5XX/6XX/7XX
23.0 CONTROLLER AREA
NETWORK (CAN)
The Controller Area Network (CAN) module supports
the following key features:
Standards Compliance:
- Full CAN 2.0B compliance
- Programmable bit rate up to 1 Mbps
Message Reception and Transmission:
- 32 message FIFOs
- Each FIFO can have up to 32 messages for a
total of 1024 messages
- FIFO can be a transmit message FIFO or a
receive message FIFO
- User-defined priority levels for message
FIFOs used for transmission
- 32 acceptance filters for message filtering
- Four acceptance filter mask registers for
message filtering
- Automatic response to remote transmit request
- DeviceNet addressing support
Additional Features:
- Loopback, Listen All Messages and Listen
Only modes for self-test, system diagnostics
and bus monitoring
- Low-power operating modes
- CAN module is a bus master on the PIC32
system bus
- Use of DMA is not required
- Dedicated time-stamp timer
- Dedicated DMA channels
- Data-only Message Reception mode
Figure 23-1 illustrates the general structure of the CAN
module.
FIGURE 23-1: PIC32 CAN MODULE BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 34. Controller
Area Network (CAN) (DS61154) in the
PIC32 Family Reference Manual, which
is available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
Message Buffer 31
Message Buffer 1
Message Buffer 0
Message Buffer 31
Message Buffer 1
Message Buffer 0
Message Buffer 31
Message Buffer 1
Message Buffer 0
FIFO0 FIFO1 FIFO31
System RAM
U
p
t
o
3
2
M
e
s
s
a
g
e
B
u
f
f
e
r
s
CAN Message FIFO (up to 32 FIFOs)
Message
Buffer Size
2 or 4 Words
System Bus
CPU
CAN Module
32 Filters
4 Masks
CxTX
CxRX
PIC32MX5XX/6XX/7XX
DS61156G-page 156 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 157
PIC32MX5XX/6XX/7XX
24.0 ETHERNET CONTROLLER
The Ethernet controller is a bus master module that
interfaces with an off-chip Physical Layer (PHY) to
implement a complete Ethernet node in a system.
Following are some of the key features of this module:
Supports 10/100 Mbps data transfer rates
Supports full-duplex and half-duplex operation
Supports RMII and MII PHY interface
Supports MIIM PHY management interface
Supports both manual and automatic flow control
RAM descriptor-based DMA operation for both
receive and transmit path
Fully configurable interrupts
Configurable receive packet filtering
- CRC check
- 64-byte pattern match
- Broadcast, multicast and unicast packets
- Magic Packet
- 64-bit hash table
- Runt packet
Supports packet payload checksum calculation
Supports various hardware statistics counters
Figure 24-1 illustrates a block diagram of the Ethernet
controller.
FIGURE 24-1: ETHERNET CONTROLLER BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 35. Ethernet
Controller (DS61155) in the PIC32
Family Reference Manual, which is
available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
TX Bus
Master
S
y
s
t
e
m
B
u
s
RX Bus
Master
TX DMA
TX Flow Control
Host IF
RX DMA
RX Filter
Checksum
MAC
External
PHY
MII/RMII
IF
MIIM
IF
MAC Control
and
Configuration
Registers
TX Function
RX Function
DMA
Control
Registers
F
a
s
t
P
e
r
i
p
h
e
r
a
l
B
u
s
Ethernet Controller
RX Flow
Control
Ethernet DMA
RX BM
TX BM T
X
F
I
F
O
R
X
F
I
F
O
PIC32MX5XX/6XX/7XX
DS61156G-page 158 2009-2011 Microchip Technology Inc.
Table 24-1, Table 24-2, Table 24-3 and Table 24-4
show four interfaces and the associated pins that can
be used with the Ethernet Controller.
TABLE 24-1: MII MODE DEFAULT
INTERFACE SIGNALS
(FMIIEN = 1, FETHIO = 1)
Pin Name Description
EMDC Management Clock
EMDIO Management I/O
ETXCLK Transmit Clock
ETXEN Transmit Enable
ETXD0 Transmit Data
ETXD1 Transmit Data
ETXD2 Transmit Data
ETXD3 Transmit Data
ETXERR Transmit Error
ERXCLK Receive Clock
ERXDV Receive Data Valid
ERXD0 Receive Data
ERXD1 Receive Data
ERXD2 Receive Data
ERXD3 Receive Data
ERXERR Receive Error
ECRS Carrier Sense
ECOL Collision Indication
TABLE 24-2: RMII MODE DEFAULT
INTERFACE SIGNALS
(FMIIEN = 0, FETHIO = 1)
Pin Name Description
EMDC Management Clock
EMDIO Management I/O
ETXEN Transmit Enable
ETXD0 Transmit Data
ETXD1 Transmit Data
EREFCLK Reference Clock
ECRSDV Carrier Sense Receive Data Valid
ERXD0 Receive Data
ERXD1 Receive Data
ERXERR Receive Error
Note: Ethernet controller pins that are not used
by selected interface can be used by other
peripherals.
TABLE 24-3: MII MODE ALTERNATE
INTERFACE SIGNALS
(FMIIEN = 1, FETHIO = 0)
(1)
Pin Name Description
AEMDC Management Clock
AEMDIO Management I/O
AETXCLK Transmit Clock
AETXEN Transmit Enable
AETXD0 Transmit Data
AETXD1 Transmit Data
AETXD2 Transmit Data
AETXD3 Transmit Data
AETXERR Transmit Error
AERXCLK Receive Clock
AERXDV Receive Data Valid
AERXD0 Receive Data
AERXD1 Receive Data
AERXD2 Receive Data
AERXD3 Receive Data
AERXERR Receive Error
AECRS Carrier Sense
AECOL Collision Indication
Note 1: MII Alternate Interface is not available on
64-pin devices.
TABLE 24-4: RMII MODE ALTERNATE
INTERFACE SIGNALS
(FMIIEN = 0, FETHIO = 0)
Pin Name Description
AEMDC Management Clock
AEMDIO Management I/O
AETXEN Transmit Enable
AETXD0 Transmit Data
AETXD1 Transmit Data
AEREFCLK Reference Clock
AECRSDV Carrier Sense Receive Data Valid
AERXD0 Receive Data
AERXD1 Receive Data
AERXERR Receive Error
2009-2011 Microchip Technology Inc. DS61156G-page 159
PIC32MX5XX/6XX/7XX
25.0 COMPARATOR
The Analog Comparator module contains two compar-
ators that can be configured in a variety of ways.
Following are some of the key features of this module:
Selectable inputs available include:
- Analog inputs multiplexed with I/O pins
- On-chip internal absolute voltage reference
(IVREF)
- Comparator voltage reference (CVREF)
Outputs can be Inverted
Selectable interrupt generation
A block diagram of the Comparator module is
illustrated in Figure 25-1.
FIGURE 25-1: COMPARATOR BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this
data sheet, refer to Section 19.
Comparator (DS61110) in the PIC32
Family Reference Manual, which is
available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
C1
CVREF
(2)
C1IN+
(1)
C1IN+
C1IN-
C1OUT
COUT (CM1CON<8>)
CREF
CCH<1:0>
CPOL
COE
ON
C2IN+
IVREF
(2)
C1OUT (CMSTAT<0>)
C2
CVREF
(2)
C2IN+
C2IN+
C2IN-
C2OUT
COUT (CM2CON<8>)
CREF
CPOL
COE
ON
C1IN+
IVREF
(2)
C2OUT (CMSTAT<1>)
Comparator 2
Comparator 1
CCH<1:0>
Note 1: On devices with a USB module, and when the module is enabled, this pin is controlled by the USB module,
and therefore, is not available as a comparator input.
2: Internally connected. See Section 26.0 Comparator Voltage Reference (CVREF).
PIC32MX5XX/6XX/7XX
DS61156G-page 160 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 161
PIC32MX5XX/6XX/7XX
26.0 COMPARATOR VOLTAGE
REFERENCE (CVREF)
The CVREF module is a 16-tap, resistor ladder network
that provides a selectable reference voltage. Although
its primary purpose is to provide a reference for the
analog comparators, it also may be used independently
of them.
A block diagram of the module is illustrated in
Figure 26-1. The resistor ladder is segmented to
provide two ranges of voltage reference values and has
a power-down function to conserve power when the
reference is not being used. The modules supply refer-
ence can be provided from either device VDD/VSS or an
external voltage reference. The CVREF output is avail-
able for the comparators and typically available for pin
output.
The comparator voltage reference has the following
features:
High and low range selection
Sixteen output levels available for each range
Internally connected to comparators to conserve
device pins
Output can be connected to a pin
FIGURE 26-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 20. Comparator
Voltage Reference (CVREF) (DS61109)
in the PIC32 Family Reference Manual,
which is available from the Microchip web
site (www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
1
6
-
t
o
-
1
M
U
X
CVR<3:0>
8R
R
CVREN
CVRSS = 0
AVDD
VREF+
CVRSS = 1
8R
CVRSS = 0
VREF-
CVRSS = 1
R
R
R
R
R
R
16 Steps
CVRR
CVREFOUT
AVSS
CVROE (CVRCON<6>)
CVREF
VREFSEL
(1)
IVREF
1.2V
0.6V
BGSEL<1:0>
(1)
Note 1: This bit is not available on PIC32MX575/675/695/775 devices. On these devices CVREF is generated by the Register
network and IVREF is connected to 0.6V.
CVRSRC
PIC32MX5XX/6XX/7XX
DS61156G-page 162 2009-2011 Microchip Technology Inc.
NOTES:
2009-2011 Microchip Technology Inc. DS61156G-page 163
PIC32MX5XX/6XX/7XX
27.0 POWER-SAVING FEATURES
This section describes power-saving features for the
PIC32MX5XX/6XX/7XX family of devices. These
devices offer a total of nine methods and modes,
organized into two categories, that allow the user to
balance power consumption with device performance.
In all of the methods and modes described in this
section, power-saving is controlled by software.
27.1 Power-Saving with CPU Running
When the CPU is running, power consumption can be
controlled by reducing the CPU clock frequency,
lowering the PBCLK and by individually disabling
modules. These methods are grouped into the
following categories:
FRC Run mode: the CPU is clocked from the FRC
clock source with or without postscalers.
LPRC Run mode: the CPU is clocked from the
LPRC clock source.
SOSC Run mode: the CPU is clocked from the
SOSC clock source.
In addition, the Peripheral Bus Scaling mode is available
where peripherals are clocked at the programmable
fraction of the CPU clock (SYSCLK).
27.2 CPU Halted Methods
The device supports two power-saving modes, Sleep
and Idle, both of which Halt the clock to the CPU. These
modes operate with all clock sources, as listed below:
POSC Idle mode: the system clock is derived from
the POSC. The system clock source continues to
operate. Peripherals continue to operate, but can
optionally be individually disabled.
FRC Idle mode: the system clock is derived from
the FRC with or without postscalers. Peripherals
continue to operate, but can optionally be
individually disabled.
SOSC Idle mode: the system clock is derived from
the SOSC. Peripherals continue to operate, but
can optionally be individually disabled.
LPRC Idle mode: the system clock is derived from
the LPRC. Peripherals continue to operate, but
can optionally be individually disabled. This is the
lowest power mode for the device with a clock
running.
Sleep mode: the CPU, the system clock source
and any peripherals that operate from the system
clock source are Halted. Some peripherals can
operate in Sleep using specific clock sources.
This is the lowest power mode for the device.
27.3 Power-Saving Operation
Peripherals and the CPU can be halted or disabled to
further reduce power consumption.
27.3.1 SLEEP MODE
Sleep mode has the lowest power consumption of the
device power-saving operating modes. The CPU and
most peripherals are halted. Select peripherals can
continue to operate in Sleep mode and can be used to
wake the device from Sleep. See the individual
peripheral module sections for descriptions of
behavior in Sleep.
Sleep mode includes the following characteristics:
The CPU is halted
The system clock source is typically shutdown.
See Section 27.3.3 Peripheral Bus Scaling
Method for specific information.
There can be a wake-up delay based on the
oscillator selection
The Fail-Safe Clock Monitor (FSCM) does not
operate during Sleep mode
The BOR circuit, if enabled, remains operative
during Sleep mode
The WDT, if enabled, is not automatically cleared
prior to entering Sleep mode
Some peripherals can continue to operate at
limited functionality in Sleep mode. These
peripherals include I/O pins that detect a change
in the input signal, WDT, ADC, UART and
peripherals that use an external clock input or the
internal LPRC oscillator (e.g., RTCC, Timer1 and
Input Capture).
I/O pins continue to sink or source current in the
same manner as they do when the device is not in
Sleep
Modules can be individually disabled by software
prior to entering Sleep in order to further reduce
consumption
Note 1: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 10. Power-
Saving Features (DS61130) in the
PIC32 Family Reference Manual, which
is available from the Microchip web site
(www.microchip.com/PIC32).
2: Some registers and associated bits
described in this section may not be
available on all devices. Refer to
Section 4.0 Memory Organization in
this data sheet for device-specific register
and bit information.
PIC32MX5XX/6XX/7XX
DS61156G-page 164 2009-2011 Microchip Technology Inc.
The processor will exit, or wake-up, from Sleep on one
of the following events:
On any interrupt from an enabled source that is
operating in Sleep. The interrupt priority must be
greater than the current CPU priority.
On any form of device Reset
On a WDT time-out
If the interrupt priority is lower than or equal to the
current priority, the CPU will remain Halted, but the
PBCLK will start running and the device will enter into
Idle mode.
27.3.2 IDLE MODE
In Idle mode, the CPU is Halted but the System Clock
(SYSCLK) source is still enabled. This allows peripher-
als to continue operation when the CPU is Halted.
Peripherals can be individually configured to Halt when
entering Idle by setting their respective SIDL bit.
Latency, when exiting Idle mode, is very low due to the
CPU oscillator source remaining active.
The device enters Idle mode when the SLPEN bit
(OSCCON<4>) is clear and a WAIT instruction is
executed.
The processor will wake or exit from Idle mode on the
following events:
On any interrupt event for which the interrupt
source is enabled. The priority of the interrupt
event must be greater than the current priority of
the CPU. If the priority of the interrupt event is
lower than or equal to current priority of the CPU,
the CPU will remain Halted and the device will
remain in Idle mode.
On any form of device Reset
On a WDT time-out interrupt
27.3.3 PERIPHERAL BUS SCALING
METHOD
Most of the peripherals on the device are clocked using
the PBCLK. The peripheral bus can be scaled relative to
the SYSCLK to minimize the dynamic power consumed
by the peripherals. The PBCLK divisor is controlled by
PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to
PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals
using PBCLK are affected when the divisor is changed.
Peripherals such as USB, interrupt controller, DMA, bus
matrix and prefetch cache are clocked directly from
SYSCLK. As a result, they are not affected by PBCLK
divisor changes.
Changing the PBCLK divisor affects:
The CPU to peripheral access latency. The CPU
has to wait for next PBCLK edge for a read to
complete. In 1:8 mode, this results in a latency of
one to seven SYSCLKs.
The power consumption of the peripherals. Power
consumption is directly proportional to the fre-
quency at which the peripherals are clocked. The
greater the divisor, the lower the power consumed
by the peripherals.
To minimize dynamic power, the PB divisor should be
chosen to run the peripherals at the lowest frequency
that provides acceptable system performance. When
selecting a PBCLK divider, peripheral clock require-
ments, such as baud rate accuracy, should be taken
into account. For example, the UART peripheral may
not be able to achieve all baud rate values at some
PBCLK divider depending on the SYSCLK value.
Note 1: Changing the PBCLK divider ratio
requires recalculation of peripheral tim-
ing. For example, assume the UART is
configured for 9600 baud with a PB clock
ratio of 1:1 and a POSC of 8 MHz. When
the PB clock divisor of 1:2 is used, the
input frequency to the baud clock is cut in
half; therefore, the baud rate is reduced
to 1/2 its former value. Due to numeric
truncation in calculations (such as the
baud rate divisor), the actual baud rate
may be a tiny percentage different than
expected. For this reason, any timing cal-
culation required for a peripheral should
be performed with the new PB clock fre-
quency instead of scaling the previous
value based on a change in the PB divisor
ratio.
2: Oscillator start-up and PLL lock delays
are applied when switching to a clock
source that was disabled and that uses a
crystal and/or the PLL. For example,
assume the clock source is switched from
POSC to LPRC just prior to entering Sleep
in order to save power. No oscillator start-
up delay would be applied when exiting
Idle. However, when switching back to
POSC, the appropriate PLL and/or
oscillator start-up/lock delays would be
applied.
2009-2011 Microchip Technology Inc. DS61156G-page 165
PIC32MX5XX/6XX/7XX
28.0 SPECIAL FEATURES
PIC32MX5XX/6XX/7XX devices include several
features intended to maximize application flexibility and
reliability and minimize cost through elimination of
external components. These are:
Flexible device configuration
Watchdog Timer (WDT)
Joint Test Action Group (JTAG) interface
In-Circuit Serial Programming (ICSP)
28.1 Configuration Bits
The Configuration bits can be programmed using the
following registers to select various device
configurations.
DEVCFG0: Device Configuration Word 0
DEVCFG1: Device Configuration Word 1
DEVCFG2: Device Configuration Word 2
DEVCFG3: Device Configuration Word 3
DEVID: Device and Revision ID Register
Note: This data sheet summarizes the features
of the PIC32MX5XX/6XX/7XX family of
devices. However, it is not intended to be
a comprehensive reference source. To
complement the information in this data
sheet, refer to Section 8. Watchdog
Timer and Power-up Timer (DS61114),
Section 24. Configuration (DS61124)
and Section 33. Programming and
Diagnostics (DS61129) in the PIC32
Family Reference Manual (DS61132),
which is available from the Microchip web
site (www.microchip.com/PIC32).
PIC32MX5XX/6XX/7XX
DS61156G-page 166 2009-2011 Microchip Technology Inc.
REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
r-0 r-1 r-1 R/P r-1 r-1 r-1 R/P
CP BWP
23:16
r-1 r-1 r-1 r-1 R/P R/P R/P R/P
PWP<7:4>
15:8
R/P R/P R/P R/P r-1 r-1 r-1 r-1
PWP<3:0>
7:0
r-1 r-1 r-1 r-1 R/P r-1 R/P R/P
ICESEL DEBUG<1:0>
Legend:
R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit
U = Unimplemented bit 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 31 Reserved: Write 0
bit 30-29 Reserved: Write 1
bit 28 CP: Code-Protect bit
Prevents boot and program Flash memory from being read or modified by an external programming device.
1 = Protection is disabled
0 = Protection is enabled
bit 27-25 Reserved: Write 1
bit 24 BWP: Boot Flash Write-Protect bit
Prevents boot Flash memory from being modified during code execution.
1 = Boot Flash is writable
0 = Boot Flash is not writable
bit 23-20 Reserved: Write 1
bit 19-12 PWP<7:0>: Program Flash Write-Protect bits
Prevents selected program Flash memory pages from being modified during code execution. The PWP bits
represent the 1s complement of the number of write-protected program Flash memory pages.
11111111 = Disabled
11111110 = 0xBD00_0FFF
11111101 = 0xBD00_1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00_4FFF
11111001 = 0xBD00_5FFF
11111000 = 0xBD00_6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00_8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00_AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00_DFFF
11110000 = 0xBD00_EFFF
11101111 = 0xBD00_FFFF
01111111 = 0xBD07_FFFF
2009-2011 Microchip Technology Inc. DS61156G-page 167
PIC32MX5XX/6XX/7XX
bit 11-4 Reserved: Write 1
bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit
1 = PGEC2/PGED2 pair is used
0 = PGEC1/PGED1 pair is used
bit 2 Reserved: Write 1
bit 1-0 DEBUG<1:0>: Background Debugger Enable bits (forced to 11 if code-protect is enabled)
11 = Debugger is disabled
10 = Debugger is enabled
01 = Reserved (same as 11 setting)
00 = Reserved (same as 11 setting)
REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)
PIC32MX5XX/6XX/7XX
DS61156G-page 168 2009-2011 Microchip Technology Inc.
REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
r-1 r-1 r-1 r-1 r-1 r-1 r-1 r-1
23:16
R/P r-1 r-1 R/P R/P R/P R/P R/P
FWDTEN WDTPS<4:0>
15:8
R/P R/P R/P R/P r-1 R/P R/P R/P
FCKSM<1:0> FPBDIV<1:0> OSCIOFNC POSCMOD<1:0>
7:0
R/P r-1 R/P r-1 r-1 R/P R/P R/P
IESO FSOSCEN FNOSC<2:0>
Legend:
R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit
U = Unimplemented bit 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 31-24 Reserved: Write 1
bit 23 FWDTEN: Watchdog Timer Enable bit
1 = The WDT is enabled and cannot be disabled by software
0 = The WDT is not enabled; it can be enabled in software
bit 22-21 Reserved: Write 1
bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits
10100 = 1:1048576
10011 = 1:524288
10010 = 1:262144
10001 = 1:131072
10000 = 1:65536
01111 = 1:32768
01110 = 1:16384
01101 = 1:8192
01100 = 1:4096
01011 = 1:2048
01010 = 1:1024
01001 = 1:512
01000 = 1:256
00111 = 1:128
00110 = 1:64
00101 = 1:32
00100 = 1:16
00011 = 1:8
00010 = 1:4
00001 = 1:2
00000 = 1:1
All other combinations not shown result in operation = 10100
bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits
1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
Note 1: Do not disable the POSC (POSCMOD = 11) when using this oscillator source.
2009-2011 Microchip Technology Inc. DS61156G-page 169
PIC32MX5XX/6XX/7XX
bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
11 = PBCLK is SYSCLK divided by 8
10 = PBCLK is SYSCLK divided by 4
01 = PBCLK is SYSCLK divided by 2
00 = PBCLK is SYSCLK divided by 1
bit 11 Reserved: Write 1
bit 10 OSCIOFNC: CLKO Enable Configuration bit
1 = CLKO output disabled
0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the
External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
bit 9-8 POSCMOD<1:0>: Primary Oscillator Configuration bits
11 = Primary Oscillator disabled
10 = HS Oscillator mode selected
01 = XT Oscillator mode selected
00 = External Clock mode selected
bit 7 IESO: Internal External Switchover bit
1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
bit 6 Reserved: Write 1
bit 5 FSOSCEN: Secondary Oscillator Enable bit
1 = Enable Secondary Oscillator
0 = Disable Secondary Oscillator
bit 4-3 Reserved: Write 1
bit 2-0 FNOSC<2:0>: Oscillator Selection bits
111 = Fast RC Oscillator with divide-by-N (FRCDIV)
110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator (POSC) with PLL module (XT+PLL, HS+PLL, EC+PLL)
010 = Primary Oscillator (XT, HS, EC)
(1)
001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
000 = Fast RC Oscillator (FRC)
REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)
Note 1: Do not disable the POSC (POSCMOD = 11) when using this oscillator source.
PIC32MX5XX/6XX/7XX
DS61156G-page 170 2009-2011 Microchip Technology Inc.
REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
r-1 r-1 r-1 r-1 r-1 r-1 r-1 r-1
23:16
r-1 r-1 r-1 r-1 r-1 R/P R/P R/P
FPLLODIV<2:0>
15:8
R/P r-1 r-1 r-1 r-1 R/P R/P R/P
UPLLEN UPLLIDIV<2:0>
7:0
r-1 R/P-1 R/P R/P-1 r-1 R/P R/P R/P
FPLLMUL<2:0> FPLLIDIV<2:0>
Legend:
R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit
U = Unimplemented bit 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 31-19 Reserved: Write 1
bit 18-16 FPLLODIV<2:0>: Default Postscaler for PLL bits
111 = PLL output divided by 256
110 = PLL output divided by 64
101 = PLL output divided by 32
100 = PLL output divided by 16
011 = PLL output divided by 8
010 = PLL output divided by 4
001 = PLL output divided by 2
000 = PLL output divided by 1
bit 15 UPLLEN: USB PLL Enable bit
1 = Disable and bypass USB PLL
0 = Enable USB PLL
bit 14-11 Reserved: Write 1
bit 10-8 UPLLIDIV<2:0>: PLL Input Divider bits
111 = 12x divider
110 = 10x divider
101 = 6x divider
100 = 5x divider
011 = 4x divider
010 = 3x divider
010 = 3x divider
001 = 2x divider
000 = 1x divider
bit 7 Reserved: Write 1
bit 6-4 FPLLMUL<2:0>: PLL Multiplier bits
111 = 24x multiplier
110 = 21x multiplier
101 = 20x multiplier
100 = 19x multiplier
011 = 18x multiplier
010 = 17x multiplier
001 = 16x multiplier
000 = 15x multiplier
bit 3 Reserved: Write 1
bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
111 = 12x divider
110 = 10x divider
101 = 6x divider
100 = 5x divider
011 = 4x divider
010 = 3x divider
001 = 2x divider
000 = 1x divider
2009-2011 Microchip Technology Inc. DS61156G-page 171
PIC32MX5XX/6XX/7XX
REGISTER 28-4: DEVCFG3: DEVICE CONFIGURATION WORD 3
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
R/P R/P r-1 r-1 r-1 R/P R/P R/P
FVBUSONIO FUSBIDIO FCANIO
(1)
FETHIO
(2)
FMIIEN
(2)
23:16
r-1 r-1 r-1 r-1 r-1 R/P R/P R/P
FSRSSEL<2:0>
15:8
R/P R/P R/P R/P R/P R/P R/P R/P
USERID<15:8>
7:0
R/P R/P R/P R/P R/P R/P R/P R/P
USERID<7:0>
Legend:
R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit
U = Unimplemented bit 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 31 FVBUSONIO: USB VBUS_ON Selection bit
1 = VBUSON pin is controlled by the USB module
0 = VBUSON pin is controlled by the port function
bit 30 FUSBIDIO: USB USBID Selection bit
1 = USBID pin is controlled by the USB module
0 = USBID pin is controlled by the port function
bit 29-27 Reserved: Write 1
bit 26 FCANIO: CAN I/O Pin Selection bit
(1)
1 = Default CAN I/O Pins
0 = Alternate CAN I/O Pins
bit 25 FETHIO: Ethernet I/O Pin Selection bit
(2)
1 = Default Ethernet I/O Pins
0 = Alternate Ethernet I/O Pins
bit 24 FMIIEN: Ethernet MII Enable bit
(2)
1 = MII is enabled
0 = RMII is enabled
bit 23-19 Reserved: Write 1
bit 18-16 FSRSSEL<2:0>: SRS Select bits
111 = Assign Interrupt Priority 7 to a shadow register set
110 = Assign Interrupt Priority 6 to a shadow register set
Architecture for
Programmers Volume II: The MIPS32
digital signal
controllers are supported with a full range of software
and hardware development tools:
Integrated Development Environment
- MPLAB
IDE Software
Compilers/Assemblers/Linkers
- MPLAB C Compiler for Various Device
Families
- HI-TECH C for Various Device Families
- MPASM
TM
Assembler
- MPLINK
TM
Object Linker/
MPLIB
TM
Object Librarian
- MPLAB Assembler/Linker/Librarian for
Various Device Families
Simulators
- MPLAB SIM Software Simulator
Emulators
- MPLAB REAL ICE In-Circuit Emulator
In-Circuit Debuggers
- MPLAB ICD 3
- PICkit 3 Debug Express
Device Programmers
- PICkit 2 Programmer
- MPLAB PM3 Device Programmer
Low-Cost Demonstration/Development Boards,
Evaluation Kits, and Starter Kits
30.1 MPLAB Integrated Development
Environment Software
The MPLAB IDE software brings an ease of software
development previously unseen in the 8/16/32-bit
microcontroller market. The MPLAB IDE is a Windows
standard HEX
files, MAP files to detail memory usage and symbol
reference, absolute LST files that contain source lines
and generated machine code and COFF files for
debugging.
The MPASM Assembler features include:
Integration into MPLAB IDE projects
User-defined macros to streamline
assembly code
Conditional assembly for multi-purpose
source files
Directives that allow complete control over the
assembly process
30.5 MPLINK Object Linker/
MPLIB Object Librarian
The MPLINK Object Linker combines relocatable
objects created by the MPASM Assembler and the
MPLAB C18 C Compiler. It can link relocatable objects
from precompiled libraries, using directives from a
linker script.
The MPLIB Object Librarian manages the creation and
modification of library files of precompiled code. When
a routine from a library is called from a source file, only
the modules that contain that routine will be linked in
with the application. This allows large libraries to be
used efficiently in many different applications.
The object linker/library features include:
Efficient linking of single libraries instead of many
smaller files
Enhanced code maintainability by grouping
related modules together
Flexible creation of libraries with easy module
listing, replacement, deletion and extraction
30.6 MPLAB Assembler, Linker and
Librarian for Various Device
Families
MPLAB Assembler produces relocatable machine
code from symbolic assembly language for PIC24,
PIC32 and dsPIC DSC devices. MPLAB C Compiler
uses the assembler to produce its object file. The
assembler generates relocatable object files that can
then be archived or linked with other relocatable object
files and archives to create an executable file. Notable
features of the assembler include:
Support for the entire device instruction set
Support for fixed-point and floating-point data
Command line interface
Rich directive set
Flexible macro language
MPLAB IDE compatibility
2009-2011 Microchip Technology Inc. DS61156G-page 181
PIC32MX5XX/6XX/7XX
30.7 MPLAB SIM Software Simulator
The MPLAB SIM Software Simulator allows code
development in a PC-hosted environment by simulat-
ing the PIC MCUs and dsPIC
DSCs on an instruction
level. On any given instruction, the data areas can be
examined or modified and stimuli can be applied from
a comprehensive stimulus controller. Registers can be
logged to files for further run-time analysis. The trace
buffer and logic analyzer display extend the power of
the simulator to record and track program execution,
actions on I/O, most peripherals and internal registers.
The MPLAB SIM Software Simulator fully supports
symbolic debugging using the MPLAB C Compilers,
and the MPASM and MPLAB Assemblers. The soft-
ware simulator offers the flexibility to develop and
debug code outside of the hardware laboratory envi-
ronment, making it an excellent, economical software
development tool.
30.8 MPLAB REAL ICE In-Circuit
Emulator System
MPLAB REAL ICE In-Circuit Emulator System is
Microchips next generation high-speed emulator for
Microchip Flash DSC and MCU devices. It debugs and
programs PIC
Flash DSCs
with the easy-to-use, powerful graphical user interface of
the MPLAB Integrated Development Environment (IDE),
included with each kit.
The emulator is connected to the design engineers PC
using a high-speed USB 2.0 interface and is connected
to the target with either a connector compatible with in-
circuit debugger systems (RJ11) or with the new high-
speed, noise tolerant, Low-Voltage Differential Signal
(LVDS) interconnection (CAT5).
The emulator is field upgradable through future firmware
downloads in MPLAB IDE. In upcoming releases of
MPLAB IDE, new devices will be supported, and new
features will be added. MPLAB REAL ICE offers
significant advantages over competitive emulators
including low-cost, full-speed emulation, run-time
variable watches, trace analysis, complex breakpoints, a
ruggedized probe interface and long (up to three meters)
interconnection cables.
30.9 MPLAB ICD 3 In-Circuit Debugger
System
MPLAB ICD 3 In-Circuit Debugger System is Micro-
chip's most cost effective high-speed hardware
debugger/programmer for Microchip Flash Digital Sig-
nal Controller (DSC) and microcontroller (MCU)
devices. It debugs and programs PIC
Flash microcon-
trollers and dsPIC
and dsPIC
Flash
microcontrollers at a most affordable price point using
the powerful graphical user interface of the MPLAB
Integrated Development Environment (IDE). The
MPLAB PICkit 3 is connected to the design engineer's
PC using a full speed USB interface and can be
connected to the target via an Microchip debug (RJ-11)
connector (compatible with MPLAB ICD 3 and MPLAB
REAL ICE). The connector uses two device I/O pins
and the reset line to implement in-circuit debugging and
In-Circuit Serial Programming.
The PICkit 3 Debug Express include the PICkit 3, demo
board and microcontroller, hookup cables and CDROM
with users guide, lessons, tutorial, compiler and
MPLAB IDE software.
PIC32MX5XX/6XX/7XX
DS61156G-page 182 2009-2011 Microchip Technology Inc.
30.11 PICkit 2 Development
Programmer/Debugger and
PICkit 2 Debug Express
The PICkit 2 Development Programmer/Debugger is
a low-cost development tool with an easy to use
interface for programming and debugging Microchips
Flash families of microcontrollers. The full featured
Windows
50
50
MHz
MHz
EC (Note 4)
ECPLL
(Note 3)
OS11 Oscillator Crystal Frequency 3 10 MHz XT
(Note 4)
OS12 4 10 MHz XTPLL
(Notes 3,4)
OS13 10 25 MHz HS
(Note 5)
OS14 10 25 MHz HSPLL
(Notes 3,4)
OS15 32 32.768 100 kHz SOSC
(Note 4)
OS20 TOSC TOSC = 1/FOSC = TCY
(2)
See parameter
OS10 for FOSC
value
OS30 TOSL,
TOSH
External Clock In (OSC1)
High or Low Time
0.45 x TOSC ns EC (Note 4)
OS31 TOSR,
TOSF
External Clock In (OSC1)
Rise or Fall Time
0.05 x TOSC ns EC (Note 4)
OS40 TOST Oscillator Start-up Timer Period
(Only applies to HS, HSPLL,
XT, XTPLL and SOSC Clock
Oscillator modes)
1024 TOSC (Note 4)
OS41 TFSCM Primary Clock Fail Safe
Time-out Period
2 ms (Note 4)
OS42 GM External Oscillator
Transconductance
12 mA/V VDD = 3.3V,
TA = +25C
(Note 4)
Note 1: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are characterized but are
not tested.
2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on
characterization data for that particular oscillator type under standard operating conditions with the device
executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or
higher than expected current consumption. All devices are tested to operate at min. values with an
external clock applied to the OSC1/CLKI pin.
3: PLL input requirements: 4 MHZ FPLLIN 5 MHZ (use PLL prescaler to reduce FOSC). This parameter is
characterized, but tested at 10 MHz only at manufacturing.
4: This parameter is characterized, but not tested in manufacturing.
PIC32MX5XX/6XX/7XX
DS61156G-page 196 2009-2011 Microchip Technology Inc.
TABLE 31-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical Max. Units Conditions
OS50 FPLLI PLL Voltage Controlled
Oscillator (VCO) Input
Frequency Range
4 5 MHz ECPLL, HSPLL, XTPLL,
FRCPLL modes
OS51 FSYS On-Chip VCO System
Frequency
60 120 MHz
OS52 TLOCK PLL Start-up Time (Lock Time) 2 ms
OS53 DCLK CLKO Stability
(2)
(Period Jitter or Cumulative)
-0.25 +0.25 % Measured over 100 ms
period
Note 1: These parameters are characterized, but not tested in manufacturing.
2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for
individual time-bases on communication clocks, use the following formula:
For example, if SYSCLK = 80 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:
EffectiveJitter
D
CLK
SYSCLK
CommunicationClock
----------------------------------------------------------
-------------------------------------------------------------- =
EffectiveJitter
D
CLK
80
20
----- -
--------------
D
CLK
2
-------------- = =
TABLE 31-19: INTERNAL FRC ACCURACY
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Characteristics Min. Typical Max. Units Conditions
Internal FRC Accuracy @ 8.00 MHz
(1)
for PIC32MX575/675/695/775 Family Devices
F20a FRC -2 +2 %
Internal FRC Accuracy @ 8.00 MHz
(1,2)
for PIC32MX534/564/664/764 Family Devices
F20b FRC -0.9 +0.9 %
Note 1: Frequency calibrated at 25C and 3.3V. The TUN bits can be used to compensate for temperature drift.
2: This information is preliminary.
2009-2011 Microchip Technology Inc. DS61156G-page 197
PIC32MX5XX/6XX/7XX
FIGURE 31-3: I/O TIMING CHARACTERISTICS
TABLE 31-20: INTERNAL RC ACCURACY
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Characteristics Min. Typical Max. Units Conditions
LPRC @ 31.25 kHz
(1)
F21 LPRC -15 +15 %
Note 1: Change of LPRC frequency as VDD changes.
Note: Refer to Figure 31-1 for load conditions.
I/O Pin
(Input)
I/O Pin
(Output)
DI35
DI40
DO31
DO32
TABLE 31-21: I/O TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(2)
Min. Typical
(1)
Max. Units Conditions
DO31 TIOR Port Output Rise Time 5 15 ns VDD < 2.5V
5 10 ns VDD > 2.5V
DO32 TIOF Port Output Fall Time 5 15 ns VDD < 2.5V
5 10 ns VDD > 2.5V
DI35 TINP INTx Pin High or Low Time 10 ns
DI40 TRBP CNx High or Low Time (input) 2 TSYSCLK
Note 1: Data in Typical column is at 3.3V, 25C unless otherwise stated.
2: This parameter is characterized, but not tested in manufacturing.
PIC32MX5XX/6XX/7XX
DS61156G-page 198 2009-2011 Microchip Technology Inc.
FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS
VDD
VPOR
Note 1: The power-up period will be extended if the power-up sequence completes before the device exits from BOR
(VDD < VDDMIN).
2: Includes interval voltage regulator stabilization delay.
SY00
Power-up Sequence
(Note 2)
Internal Voltage Regulator Enabled
(TPU)
SY10
CPU Starts Fetching Code
Clock Sources = (HS, HSPLL, XT, XTPLL and SOSC)
VDD
VPOR
SY00
Power-up Sequence
(Note 2)
Internal Voltage Regulator Enabled
(TPU)
(TSYSDLY)
CPU Starts Fetching Code
(Note 1)
(Note 1)
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)
(TOST)
SY02
(TSYSDLY)
SY02
2009-2011 Microchip Technology Inc. DS61156G-page 199
PIC32MX5XX/6XX/7XX
FIGURE 31-5: EXTERNAL RESET TIMING CHARACTERISTICS
TABLE 31-22: RESETS TIMING
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical
(2)
Max. Units Conditions
SY00 TPU Power-up Period
Internal Voltage Regulator Enabled
400 600 s -40C to +85C
SY01 TPWRT Power-up Period
External VCORE Applied
(Power-up timer active)
48 64 80 ms -40C to +85C
SY02 TSYSDLY System Delay Period:
Time Required to Reload Device
Configuration Fuses plus SYSCLK
Delay before First instruction is
Fetched.
1 s +
8 SYSCLK
cycles
-40C to +85C
SY20 TMCLR MCLR Pulse Width (low) 2 s -40C to +85C
SY30 TBOR BOR Pulse Width (low) 1 s -40C to +85C
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typ column is at 3.3V, 25C unless otherwise stated. Characterized by design but not tested.
MCLR
(SY20)
Reset Sequence
(SY10)
CPU Starts Fetching Code
BOR
(SY30)
TOST
TMCLR
TBOR
Reset Sequence
CPU Starts Fetching Code
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)
Clock Sources = (HS, HSPLL, XT, XTPLL and SOSC)
(TSYSDLY)
SY02
(TSYSDLY)
SY02
PIC32MX5XX/6XX/7XX
DS61156G-page 200 2009-2011 Microchip Technology Inc.
FIGURE 31-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS
Note: Refer to Figure 31-1 for load conditions.
Tx11
Tx15
Tx10
Tx20
TMRx
OS60
TxCK
TABLE 31-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS
(1)
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(2)
Min. Typical Max. Units Conditions
TA10 TTXH TxCK
High Time
Synchronous,
with prescaler
[(12.5 ns or 1 TPB)/N]
+ 25 ns
ns Must also meet
parameter TA15
Asynchronous,
with prescaler
10 ns
TA11 TTXL TxCK
Low Time
Synchronous,
with prescaler
[(12.5 ns or 1 TPB)/N]
+ 25 ns
ns Must also meet
parameter TA15
Asynchronous,
with prescaler
10 ns
TA15 TTXP TxCK
Input Period
Synchronous,
with prescaler
[(Greater of 25 ns or
2 TPB)/N] + 30 ns
ns VDD > 2.7V
[(Greater of 25 ns or
2 TPB)/N] + 50 ns
ns VDD < 2.7V
Asynchronous,
with prescaler
20 ns VDD > 2.7V
(Note 3)
50 ns VDD < 2.7V
(Note 3)
OS60 FT1 SOSC1/T1CK Oscillator
Input Frequency Range
(oscillator enabled by setting
TCS bit (T1CON<1>))
32 100 kHz
TA20 TCKEXTMRL Delay from External TxCK
Clock Edge to Timer
Increment
1 TPB
Note 1: Timer1 is a Type A.
2: This parameter is characterized, but not tested in manufacturing.
3: N = Prescale Value (1, 8, 64, 256).
2009-2011 Microchip Technology Inc. DS61156G-page 201
PIC32MX5XX/6XX/7XX
FIGURE 31-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS
TABLE 31-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Max. Units Conditions
TB10 TTXH TxCK
High Time
Synchronous, with
prescaler
[(12.5 ns or 1 TPB)/N]
+ 25 ns
ns Must also meet
parameter
TB15
N = prescale
value
(1, 2, 4, 8,
16, 32, 64,
256)
TB11 TTXL TxCK
Low Time
Synchronous, with
prescaler
[(12.5 ns or 1 TPB)/N]
+ 25 ns
ns Must also meet
parameter
TB15
TB15 TTXP TxCK
Input
Period
Synchronous, with
prescaler
[(Greater of [(25 ns or
2 TPB)/N] + 30 ns
ns VDD > 2.7V
[(Greater of [(25 ns or
2 TPB)/N] + 50 ns
ns VDD < 2.7V
TB20 TCKEXTMRL Delay from External TxCK
Clock Edge to Timer Increment
1 TPB
Note 1: These parameters are characterized, but not tested in manufacturing.
ICx
IC10 IC11
IC15
Note: Refer to Figure 31-1 for load conditions.
TABLE 31-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Max. Units Conditions
IC10 TCCL ICx Input Low Time [(12.5 ns or 1 TPB)/N]
+ 25 ns
ns Must also
meet
parameter
IC15.
N = prescale
value (1, 4, 16)
IC11 TCCH ICx Input High Time [(12.5 ns or 1 TPB)/N]
+ 25 ns
ns Must also
meet
parameter
IC15.
IC15 TCCP ICx Input Period [(25 ns or 2 TPB)/N]
+ 50 ns
ns
Note 1: These parameters are characterized, but not tested in manufacturing.
PIC32MX5XX/6XX/7XX
DS61156G-page 202 2009-2011 Microchip Technology Inc.
FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS
TABLE 31-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS
FIGURE 31-9: OCx/PWM MODULE TIMING CHARACTERISTICS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical
(2)
Max. Units Conditions
OC10 TCCF OCx Output Fall Time ns See parameter DO32
OC11 TCCR OCx Output Rise Time ns See parameter DO31
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
OCx
OC11 OC10
(Output Compare
Note: Refer to Figure 31-1 for load conditions.
or PWM mode)
OCFA/OCFB
OCx
OC20
OC15
Note: Refer to Figure 31-1 for load conditions.
OCx is tri-stated
TABLE 31-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param
No.
Symbol Characteristics
(1)
Min Typical
(2)
Max Units Conditions
OC15 TFD Fault Input to PWM I/O Change 50 ns
OC20 TFLT Fault Input Pulse Width 50 ns
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
2009-2011 Microchip Technology Inc. DS61156G-page 203
PIC32MX5XX/6XX/7XX
FIGURE 31-10: SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS
TABLE 31-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min.
Typical
(2
)
Max. Units Conditions
SP10 TSCL
SCKx Output Low Time
(3)
TSCK/2 ns
SP11 TSCH SCKx Output High Time
(3)
TSCK/2
ns
SP20 TSCF SCKx Output Fall Time
(4)
ns
See parameter DO32
SP21 TSCR SCKx Output Rise Time
(4)
ns
See parameter DO31
SP30 TDOF SDOx Data Output Fall Time
(4)
ns
See parameter DO32
SP31 TDOR SDOx Data Output Rise
Time
(4)
ns
See parameter DO31
SP35 TSCH2DOV,
TSCL2DOV
SDOx Data Output Valid after
SCKx Edge
15
ns VDD > 2.7V
20
ns VDD < 2.7V
SP40 TDIV2SCH,
TDIV2SCL
Setup Time of SDIx Data Input
to SCKx Edge
10
ns
SP41 TSCH2DIL,
TSCL2DIL
Hold Time of SDIx Data Input
to SCKx Edge
10 ns
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance
only and are not tested.
3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not
violate this specification.
4: Assumes 50 pF load on all SPIx pins.
SCKx
(CKP = 0)
SCKx
(CKP = 1)
SDOx
SDIx
SP11 SP10
SP40 SP41
SP21 SP20
SP35
SP20 SP21
MSb LSb Bit 14 - - - - - -1
MSb In LSb In Bit 14 - - - -1
SP30
SP31
Note: Refer to Figure 31-1 for load conditions.
PIC32MX5XX/6XX/7XX
DS61156G-page 204 2009-2011 Microchip Technology Inc.
FIGURE 31-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS
TABLE 31-29: SPIx MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typ.
(2)
Max. Units Conditions
SP10 TSCL SCKx Output Low Time
(3)
TSCK/2 ns
SP11 TSCH SCKx Output High Time
(3)
TSCK/2 ns
SP20 TSCF SCKx Output Fall Time
(4)
ns See parameter DO32
SP21 TSCR SCKx Output Rise Time
(4)
ns See parameter DO31
SP30 TDOF SDOx Data Output Fall Time
(4)
ns See parameter DO32
SP31 TDOR SDOx Data Output Rise Time
(4)
ns See parameter DO31
SP35 TSCH2DOV,
TSCL2DOV
SDOx Data Output Valid after
SCKx Edge
15 ns VDD > 2.7V
20 ns VDD < 2.7V
SP36 TDOV2SC,
TDOV2SCL
SDOx Data Output Setup to
First SCKx Edge
15 ns
SP40 TDIV2SCH,
TDIV2SCL
Setup Time of SDIx Data Input to
SCKx Edge
15 ns VDD > 2.7V
20 ns VDD < 2.7V
SP41 TSCH2DIL,
TSCL2DIL
Hold Time of SDIx Data Input
to SCKx Edge
15 ns VDD > 2.7V
20 ns VDD < 2.7V
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not
violate this specification.
4: Assumes 50 pF load on all SPIx pins.
SCKX
(CKP = 0)
SCKX
(CKP = 1)
SDOX
SDIX
SP36
SP30,SP31
SP35
MSb Bit 14 - - - - - -1
LSb In
Bit 14 - - - -1
LSb
Note: Refer to Figure 31-1 for load conditions.
SP11 SP10
SP21 SP20
SP40
SP41
SP20 SP21
MSb In
2009-2011 Microchip Technology Inc. DS61156G-page 205
PIC32MX5XX/6XX/7XX
FIGURE 31-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS
SSX
SCKX
(CKP = 0)
SCKX
(CKP = 1)
SDOX
SP50
SP40
SP41
SP30,SP31
SP51
SP35
MSb LSb Bit 14 - - - - - -1
Bit 14 - - - -1 LSb In
SP52
SP73 SP72
SP72 SP73
SP71 SP70
Note: Refer to Figure 31-1 for load conditions.
SDIX
MSb In
TABLE 31-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for
Industrial
-40C TA +105C for V-
Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typ.
(2)
Max. Units Conditions
SP70 TSCL SCKx Input Low Time
(3)
TSCK/2 ns
SP71 TSCH SCKx Input High Time
(3)
TSCK/2 ns
SP72 TSCF SCKx Input Fall Time ns See parameter DO32
SP73 TSCR SCKx Input Rise Time ns See parameter DO31
SP30 TDOF SDOx Data Output Fall Time
(4)
ns See parameter DO32
SP31 TDOR SDOx Data Output Rise Time
(4)
ns See parameter DO31
SP35 TSCH2DOV,
TSCL2DOV
SDOx Data Output Valid after
SCKx Edge
15 ns VDD > 2.7V
20 ns VDD < 2.7V
SP40 TDIV2SCH,
TDIV2SCL
Setup Time of SDIx Data Input
to SCKx Edge
10 ns
SP41 TSCH2DIL,
TSCL2DIL
Hold Time of SDIx Data Input
to SCKx Edge
10 ns
SP50 TSSL2SCH,
TSSL2SCL
SSx to SCKx or SCKx Input 175 ns
SP51 TSSH2DOZ SSx to SDOx Output
High-Impedance
(3)
5 25 ns
SP52 TSCH2SSH
TSCL2SSH
SSx after SCKx Edge TSCK + 20 ns
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
3: The minimum clock period for SCKx is 40 ns.
4: Assumes 50 pF load on all SPIx pins.
PIC32MX5XX/6XX/7XX
DS61156G-page 206 2009-2011 Microchip Technology Inc.
FIGURE 31-13: SPIx MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS
SSx
SCKx
(CKP = 0)
SCKx
(CKP = 1)
SDOx
SDI
SP60
SDIx
SP30,SP31
MSb Bit 14 - - - - - -1 LSb
SP51
MSb In Bit 14 - - - -1 LSb In
SP52
SP73 SP72
SP72 SP73
SP71
SP40 SP41
Note: Refer to Figure 31-1 for load conditions.
SP50
SP70
SP35
TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical
(2)
Max. Units Conditions
SP70 TSCL SCKx Input Low Time
(3)
TSCK/2 ns
SP71 TSCH SCKx Input High Time
(3)
TSCK/2 ns
SP72 TSCF SCKx Input Fall Time 5 10 ns
SP73 TSCR SCKx Input Rise Time 5 10 ns
SP30 TDOF SDOx Data Output Fall Time
(4)
ns See parameter DO32
SP31 TDOR SDOx Data Output Rise Time
(4)
ns See parameter DO31
SP35 TSCH2DOV,
TSCL2DOV
SDOx Data Output Valid after
SCKx Edge
20 ns VDD > 2.7V
30 ns VDD < 2.7V
SP40 TDIV2SCH,
TDIV2SCL
Setup Time of SDIx Data Input
to SCKx Edge
10 ns
SP41 TSCH2DIL,
TSCL2DIL
Hold Time of SDIx Data Input
to SCKx Edge
10 ns
SP50 TSSL2SCH,
TSSL2SCL
SSx to SCKx or SCKx Input 175 ns
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
3: The minimum clock period for SCKx is 40 ns.
4: Assumes 50 pF load on all SPIx pins.
2009-2011 Microchip Technology Inc. DS61156G-page 207
PIC32MX5XX/6XX/7XX
SP51 TSSH2DOZ SSx to SDOX Output
High-Impedance
(4)
5 25 ns
SP52 TSCH2SSH
TSCL2SSH
SSx after SCKx Edge TSCK +
20
ns
SP60 TSSL2DOV SDOx Data Output Valid after
SSx Edge
25 ns
TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical
(2)
Max. Units Conditions
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in Typical column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
3: The minimum clock period for SCKx is 40 ns.
4: Assumes 50 pF load on all SPIx pins.
PIC32MX5XX/6XX/7XX
DS61156G-page 208 2009-2011 Microchip Technology Inc.
FIGURE 31-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)
FIGURE 31-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)
SCLx
SDAx
Start
Condition
Stop
Condition
Note: Refer to Figure 31-1 for load conditions.
IM30
IM31 IM34
IM33
IM11
IM10 IM33
IM11
IM10
IM20
IM26
IM25
IM40 IM40 IM45
IM21
SCLx
SDAx
In
SDAx
Out
Note: Refer to Figure 31-1 for load conditions.
2009-2011 Microchip Technology Inc. DS61156G-page 209
PIC32MX5XX/6XX/7XX
TABLE 31-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics Min.
(1)
Max. Units Conditions
IM10 TLO:SCL Clock Low Time 100 kHz mode TPB * (BRG + 2) s
400 kHz mode TPB * (BRG + 2) s
1 MHz mode
(2)
TPB * (BRG + 2) s
IM11 THI:SCL Clock High Time 100 kHz mode TPB * (BRG + 2) s
400 kHz mode TPB * (BRG + 2) s
1 MHz mode
(2)
TPB * (BRG + 2) s
IM20 TF:SCL SDAx and SCLx
Fall Time
100 kHz mode 300 ns CB is specified to be
from 10 to 400 pF
400 kHz mode 20 + 0.1 CB 300 ns
1 MHz mode
(2)
100 ns
IM21 TR:SCL SDAx and SCLx
Rise Time
100 kHz mode 1000 ns CB is specified to be
from 10 to 400 pF
400 kHz mode 20 + 0.1 CB 300 ns
1 MHz mode
(2)
300 ns
IM25 TSU:DAT Data Input
Setup Time
100 kHz mode 250 ns
400 kHz mode 100 ns
1 MHz mode
(2)
100 ns
IM26 THD:DAT Data Input
Hold Time
100 kHz mode 0 s
400 kHz mode 0 0.9 s
1 MHz mode
(2)
0 0.3 s
IM30 TSU:STA Start Condition
Setup Time
100 kHz mode TPB * (BRG + 2) ns Only relevant for
Repeated Start
condition
400 kHz mode TPB * (BRG + 2) ns
1 MHz mode
(2)
TPB * (BRG + 2) ns
IM31 THD:STA Start Condition
Hold Time
100 kHz mode TPB * (BRG + 2)
ns
After this period, the
first clock pulse is
generated
400 kHz mode TPB * (BRG + 2) ns
1 MHz mode
(2)
TPB * (BRG + 2) ns
IM33 TSU:STO Stop Condition
Setup Time
100 kHz mode TPB * (BRG + 2)
ns
400
3
A
A
ADC operating
ADC off
Analog Input
AD12 VINH-VINL Full-Scale Input Span VREFL VREFH V
AD13 VINL Absolute VINL Input
Voltage
AVSS 0.3 AVDD/2 V
AD14 VIN Absolute Input Voltage AVSS 0.3 AVDD + 0.3 V
AD15 Leakage Current +/- 0.001 +/-0.610 A VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3.3V
Source Impedance = 10 k
AD17 RIN Recommended
Impedance of Analog
Voltage Source
5K (Note 1)
ADC Accuracy Measurements with External VREF+/VREF-
AD20c Nr Resolution 10 data bits bits
AD21c INL Integral Nonlinearity > -1 < 1 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3.3V
AD22c DNL Differential Nonlinearity > -1 < 1 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3.3V
(Note 2)
AD23c GERR Gain Error > -1 < 1 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3.3V
AD24n EOFF Offset Error > -1 < 1 LSb VINL = AVSS = 0V,
AVDD = 3.3V
AD25c Monotonicity Guaranteed
Note 1: These parameters are not characterized or tested in manufacturing.
2: With no missing codes.
3: These parameters are characterized, but not tested in manufacturing.
4: Characterized with a 1 kHz sinewave.
5: For PIC32MX534/564/664/764 devices, data provided in this table is preliminary.
2009-2011 Microchip Technology Inc. DS61156G-page 215
PIC32MX5XX/6XX/7XX
ADC Accuracy Measurements with Internal VREF+/VREF-
AD20d Nr Resolution 10 data bits bits (Note 3)
AD21d INL Integral Nonlinearity > -1 < 1 LSb VINL = AVSS = 0V,
AVDD = 2.5V to 3.6V
(Note 3)
AD22d DNL Differential Nonlinearity > -1 < 1 LSb VINL = AVSS = 0V,
AVDD = 2.5V to 3.6V
(Notes 2,3)
AD23d GERR Gain Error > -4 < 4 LSb VINL = AVSS = 0V,
AVDD = 2.5V to 3.6V
(Note 3)
AD24d EOFF Offset Error > -2 < 2 LSb VINL = AVSS = 0V,
AVDD = 2.5V to 3.6V
(Note 3)
AD25d Monotonicity Guaranteed
Dynamic Performance
AD31b SINAD Signal to Noise and
Distortion
55 58.5 dB (Notes 3,4)
AD34b ENOB Effective Number of Bits 9.0 9.5 bits (Notes 3,4)
TABLE 31-36: ADC MODULE SPECIFICATIONS
(5)
(CONTINUED)
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics Min. Typical Max. Units Conditions
Note 1: These parameters are not characterized or tested in manufacturing.
2: With no missing codes.
3: These parameters are characterized, but not tested in manufacturing.
4: Characterized with a 1 kHz sinewave.
5: For PIC32MX534/564/664/764 devices, data provided in this table is preliminary.
PIC32MX5XX/6XX/7XX
DS61156G-page 216 2009-2011 Microchip Technology Inc.
TABLE 31-37: 10-BIT ADC CONVERSION RATE PARAMETERS
(2)
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
ADC Speed
TAD
Minimum
Sampling
Time
Mininum
RS
Maximum
VDD ADC Channels Configuration
1 Msps to
400 ksps
(1)
65 ns 132 ns 500 3.0V to 3.6V
Up to 400 ksps 200 ns 200 ns 5.0 k 2.5V to 3.6V
Up to 300 ksps 200 ns 200 ns 5.0 k 2.5V to 3.6V
Note 1: External VREF- and VREF+ pins must be used for correct operation.
2: These parameters are characterized, but not tested in manufacturing.
VREF- VREF+
ADC
ANx
SHA
CHX
VREF- VREF+
ADC
ANx
SHA
CHX
ANx or VREF-
or
AVSS
or
AVDD
VREF- VREF+
ADC
ANx
SHA
CHX
ANx or VREF-
or
AVSS
or
AVDD
2009-2011 Microchip Technology Inc. DS61156G-page 217
PIC32MX5XX/6XX/7XX
TABLE 31-38: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics Min. Typical
(1)
Max. Units Conditions
Clock Parameters
AD50 TAD Analog-to-Digital Clock Period
(2)
65 ns See Table 31-37
Conversion Rate
AD55 TCONV Conversion Time 12 TAD
AD56 FCNV Throughput Rate
(Sampling Speed)
1000 ksps AVDD = 3.0V to 3.6V
400 ksps AVDD = 2.5V to 3.6V
AD57 TSAMP Sample Time 1 TAD TSAMP must be 132 ns
Timing Parameters
AD60 TPCS Conversion Start from Sample
Trigger
(3)
1.0 TAD Auto-Convert Trigger
(SSRC<2:0> = 111)
not selected
AD61 TPSS Sample Start from Setting
Sample (SAMP) bit
0.5 TAD 1.5 TAD
AD62 TCSS Conversion Completion to
Sample Start (ASAM = 1)
(3)
0.5 TAD
AD63 TDPU Time to Stabilize Analog Stage
from Analog-to-Digital Off to
Analog-to-Digital On
(3)
2 s
Note 1: These parameters are characterized, but not tested in manufacturing.
2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity
performance, especially at elevated temperatures.
3: Characterized by design but not tested.
PIC32MX5XX/6XX/7XX
DS61156G-page 218 2009-2011 Microchip Technology Inc.
FIGURE 31-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING
CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)
AD55 TSAMP
Clear SAMP Set SAMP
AD61
ADCLK
Instruction
SAMP
ch0_dischrg
AD60
CONV
ADxIF
Buffer(0)
Buffer(1)
1 2 3 4 5 6 8 5 6 7
1
Software sets ADxCON. SAMP to start sampling.
2
Sampling starts after discharge period. TSAMP is described in Section 17. 10-bit A/D Converter (DS61104) of the
3
Software clears ADxCON. SAMP to start conversion.
4
Sampling ends, conversion sequence starts.
5
Convert bit 9.
8
One TAD for end of conversion.
AD50
ch0_samp
eoc
7
AD55
8
6
Convert bit 8.
7
Convert bit 0.
Execution
PIC32 Family Reference Manual.
2009-2011 Microchip Technology Inc. DS61156G-page 219
PIC32MX5XX/6XX/7XX
FIGURE 31-20: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS
(CHPS<1:0> = 01, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)
AD55
TSAMP
Set ADON
ADCLK
Instruction
SAMP
ch0_dischrg
CONV
ADxIF
Buffer(0)
Buffer(1)
1 2 3 4 5 6 4 5 6 8
1
Software sets ADxCON. ADON to start AD operation.
2 Sampling starts after discharge period.
3
Convert bit 9.
4
Convert bit 8.
5
Convert bit 0.
AD50
ch0_samp
eoc
7 3
AD55
6
One TAD for end of conversion.
7
Begin conversion of next channel.
8
Sample for time specified by SAMC<4:0>.
TSAMP
TCONV
3 4
Execution
TSAMP is described in Section 17. 10-bit A/D Converter (DS61104)
of the PIC32 Family Reference Manual .
PIC32MX5XX/6XX/7XX
DS61156G-page 220 2009-2011 Microchip Technology Inc.
FIGURE 31-21: PARALLEL SLAVE PORT TIMING
CS
RD
WR
PMD<7:0>
PS1
PS2
PS3
PS4
PS5
PS6
PS7
TABLE 31-39: PARALLEL SLAVE PORT REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical Max. Units Conditions
PS1 TdtV2wrH Data In Valid before WR or CS
Inactive (setup time)
20 ns
PS2 TwrH2dtI WR or CS Inactive to Data-In
Invalid (hold time)
40 ns
PS3 TrdL2dtV RD and CS Active to Data-Out
Valid
60 ns
PS4 TrdH2dtI RD Active or CS Inactive to
Data-Out Invalid
0 10 ns
PS5 Tcs CS Active Time TPB + 40 ns
PS6 TWR WR Active Time TPB + 25 ns
PS7 TRD RD Active Time TPB + 25 ns
Note 1: These parameters are characterized, but not tested in manufacturing.
2009-2011 Microchip Technology Inc. DS61156G-page 221
PIC32MX5XX/6XX/7XX
FIGURE 31-22: PARALLEL MASTER PORT READ TIMING DIAGRAM
TPB TPB TPB TPB TPB TPB TPB TPB
PB Clock
PMALL/PMALH
PMD<7:0>
PMA<13:18>
PMRD
PMCS<2:1>
PMWR
PM5
Data Address<7:0>
PM1
PM3
PM6
Data
PM7
Address<7:0>
Address
PM4
PM2
TABLE 31-40: PARALLEL MASTER PORT READ TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical Max. Units Conditions
PM1 TLAT PMALL/PMALH Pulse Width 1 TPB
PM2 TADSU Address Out Valid to
PMALL/PMALH Invalid (address
setup time)
2 TPB
PM3 TADHOLD PMALL/PMALH Invalid to Address
Out Invalid (address hold time)
1 TPB
PM4 TAHOLD PMRD Inactive to Address Out
Invalid
(address hold time)
5 ns
PM5 TRD PMRD Pulse Width 1 TPB
PM6 TDSU PMRD or PMENB Active to Data In
Valid (data setup time)
15 ns
PM7 TDHOLD PMRD or PMENB Inactive to Data
In Invalid (data hold time)
80 ns
Note 1: These parameters are characterized, but not tested in manufacturing.
PIC32MX5XX/6XX/7XX
DS61156G-page 222 2009-2011 Microchip Technology Inc.
FIGURE 31-23: PARALLEL MASTER PORT WRITE TIMING DIAGRAM
TPB TPB TPB TPB TPB TPB TPB TPB
PB Clock
PMALL/PMALH
PMD<7:0>
PMA<13:18>
PMWR
PMCS<2:1>
PMRD
PM12
PM13
PM11
Address
Address<7:0> Data
PM2 + PM3
PM1
TABLE 31-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical Max. Units Conditions
PM11 TWR PMWR Pulse Width 1 TPB
PM12 TDVSU Data Out Valid before PMWR or
PMENB goes Inactive (data setup
time)
2 TPB
PM13 TDVHOLD PMWR or PMEMB Invalid to Data
Out Invalid (data hold time)
1 TPB
Note 1: These parameters are characterized, but not tested in manufacturing.
2009-2011 Microchip Technology Inc. DS61156G-page 223
PIC32MX5XX/6XX/7XX
TABLE 31-42: OTG ELECTRICAL SPECIFICATIONS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Characteristics
(1)
Min. Typical Max. Units Conditions
USB313 VUSB USB Voltage 3.0 3.6 V Voltage on VUSB must
be in this range for
proper USB operation
USB315 VILUSB Input Low Voltage for USB Buffer 0.8 V
USB316 VIHUSB Input High Voltage for USB Buffer 2.0 V
USB318 VDIFS Differential Input Sensitivity 0.2 V The difference
between D+ and D-
must exceed this value
while VCM is met
USB319 VCM Differential Common Mode Range 0.8 2.5 V
USB320 ZOUT Driver Output Impedance 28.0 44.0
USB321 VOL Voltage Output Low 0.0 0.3 V 14.25 k load
connected to 3.6V
USB322 VOH Voltage Output High 2.8 3.6 V 14.25 k load
connected to ground
Note 1: These parameters are characterized, but not tested in manufacturing.
PIC32MX5XX/6XX/7XX
DS61156G-page 224 2009-2011 Microchip Technology Inc.
FIGURE 31-24: EJTAG TIMING CHARACTERISTICS
T
TCKeye
T
TCKhigh
T
TCKlow
T
rf
T
rf
T
rf
T
rf
T
Tsetup
T
Thold
T
TDOout T
TDOzstate
Defined Undefined
T
TRST*low
T
rf
TCK
TDO
TRST*
TDI
TMS
TABLE 31-43: EJTAG TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40C TA +85C for Industrial
-40C TA +105C for V-Temp
Param.
No.
Symbol Description
(1)
Min. Max. Units Conditions
EJ1 TTCKCYC TCK Cycle Time 25 ns
EJ2 TTCKHIGH TCK High Time 10 ns
EJ3 TTCKLOW TCK Low Time 10 ns
EJ4 TTSETUP TAP Signals Setup Time Before
Rising TCK
5 ns
EJ5 TTHOLD TAP Signals Hold Time After
Rising TCK
3 ns
EJ6 TTDOOUT TDO Output Delay Time from
Falling TCK
5 ns
EJ7 TTDOZSTATE TDO 3-State Delay Time from
Falling TCK
5 ns
EJ8 TTRSTLOW TRST Low Time 25 ns
EJ9 TRF TAP Signals Rise/Fall Time, All
Input and Output
ns
Note 1: These parameters are characterized, but not tested in manufacturing.
2009-2011 Microchip Technology Inc. DS61156G-page 225
PIC32MX5XX/6XX/7XX
32.0 PACKAGING INFORMATION
32.1 Package Marking Information
PIC32MX575F
512H-80I/PT
0510017
3 e
Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week 01)
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator ( )
can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
3 e
64-Lead TQFP (10x10x1 mm)
XXXXXXXXXX
XXXXXXXXXX
XXXXXXXXXX
YYWWNNN
Example
100-Lead TQFP (12x12x1 mm)
XXXXXXXXXXXX
XXXXXXXXXXXX
YYWWNNN
Example
PIC32MX575F
512L-80I/PT
0510017
3 e
100-Lead TQFP (14x14x1 mm)
XXXXXXXXXXXX
XXXXXXXXXXXX
YYWWNNN
Example
PIC32MX575F
512L-80I/PF
0510017
3 e
PIC32MX5XX/6XX/7XX
DS61156G-page 226 2009-2011 Microchip Technology Inc.
32.1 Package Marking Information (Continued)
XXXXXXXXXX
64-Lead QFN (9x9x0.9 mm)
XXXXXXXXXX
XXXXXXXXXX
YYWWNNN
PIC32MX575F
Example
512H-80I/MR
0510017
3 e
XXXXXXXXXX
121-Lead XBGA (10x10x1.1 mm)
XXXXXXXXXX
XXXXXXXXXX
YYWWNNN
PIC32MX575F
Example
512H-80I/BG
0510017
3 e
2009-2011 Microchip Technology Inc. DS61156G-page 227
PIC32MX5XX/6XX/7XX
32.2 Package Details
The following sections give the technical details of the packages.
64-Lead PIastic Thin Quad FIatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Units MLLMETERS
Dimension Limits MN NOM MAX
Number of Leads N 64
Lead Pitch e 0.50 BSC
Overall Height A 1.20
Molded Package Thickness A2 0.95 1.00 1.05
Standoff A1 0.05 0.15
Foot Length L 0.45 0.60 0.75
Footprint L1 1.00 REF
Foot Angle I 0 3.5 7
Overall Width E 12.00 BSC
Overall Length D 12.00 BSC
Molded Package Width E1 10.00 BSC
Molded Package Length D1 10.00 BSC
Lead Thickness c 0.09 0.20
Lead Width b 0.17 0.22 0.27
Mold Draft Angle Top D 11 12 13
Mold Draft Angle Bottom E 11 12 13
D
D1
E
E1
e
b
N
NOTE 1
1 2 3
NOTE 2
c
L
A1
L1
A2
A