AVAILAB

LE

DS1302 Trickle-Charge Timekeeping Chip

FEATURES
Real-Time Clock Counts Seconds, Minutes, Hours, Date of the Month, Month, Day of the Week, and Year with Leap-Year Compensation Valid Up to 2100 31 x 8 Battery-Backed General-Purpose RAM Serial I/O for Minimum Pin Count 2.0V to 5.5V Full Operation Uses Less than 300nA at 2.0V Single-Byte or Multiple-Byte (Burst Mode) Data Transfer for Read or Write of Clock or RAM Data 8-Pin DIP or Optional 8-Pin SO for Surface Mount Simple 3-Wire Interface TTL-Compatible (VCC = 5V) Optional Industrial Temperature Range: -40C to +85C DS1202 Compatible Underwriters Laboratories (UL) Recognized

PIN CONFIGURATIONS
TOP VIEW VCC2 X1 X2 GND 1 8 VCC1 SCLK I/O CE

3 4

DS1302

7 6 5

DIP (300 mils)

VCC2 X1 X2 GND

1 DS1302 2 3 4

8 7 6 5

VCC1 SCLK I/O CE

SO (208 mils/150 mils)

ORDERING INFORMATION
PART DS1302+ DS1302N+ DS1302S+ DS1302SN+ DS1302Z+ DS1302ZN+ TEMP RANGE 0C to +70C Functional Diagrams -40C to +85C 0C to +70C -40C to +85C 0C to +70C -40C to +85C PIN-PACKAGE 8 PDIP (300 mils) 8 PDIP (300 mils) 8 SO (208 mils) 8 SO (208 mils) 8 SO (150 mils) 8 SO (150 mils) TOP MARK* DS1302 DS1302 DS1302S DS1302S DS1302Z DS1302ZN

+Denotes a lead-free/RoHS-compliant package. *An N anywhere on the top mark indicates an industrial temperature grade device. A + anywhere on the top mark indicates a lead-free device.

UL is a registered trademark of Underwriters Laboratories, Inc.

Pin Configurations appear at end of data sheet. Functional Diagrams continued at end of data sheet. UCSP is a trademark of Maxim Integrated Products, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxims website at www.maximintegrated.com.

REV: 120208

DS1302 Trickle-Charge Timekeeping Chip

DETAILED DESCRIPTION
The DS1302 trickle-charge timekeeping chip contains a real-time clock/calendar and 31 bytes of static RAM. It communicates with a microprocessor via a simple serial interface. The real-time clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an AM/PM indicator. Interfacing the DS1302 with a microprocessor is simplified by using synchronous serial communication. Only three wires are required to communicate with the clock/RAM: CE, I/O (data line), and SCLK (serial clock). Data can be transferred to and from the clock/RAM 1 byte at a time or in a burst of up to 31 bytes. The DS1302 is designed to operate on very low power and retain data and clock information on less than 1W. The DS1302 is the successor to the DS1202. In addition to the basic timekeeping functions of the DS1202, the DS1302 has the additional features of dual power pins for primary and backup power supplies, programmable trickle charger for VCC1, and seven additional bytes of scratchpad memory.

OPERATION
Figure 1 shows the main elements of the serial timekeeper: shift register, control logic, oscillator, real-time clock, and RAM.

TYPICAL OPERATING CIRCUIT

VCC

X1 CE CPU I/O SCLK GND

X2 VCC2 VCC

DS1302
VCC1

2 of 13

DS1302 Trickle-Charge Timekeeping Chip

Figure 1. Block Diagram

X2 X1

vCC1 vCC2
GND

POWER CONTROL

DS1302
CL CL

CE

1Hz REAL TIME CLOCK 31 X 8 RAM

I/O

INPUT SHIFT REGISTERS

COMMAND AND CONTROL LOGIC

SCLK

TYPICAL OPERATING CHARACTERISTICS

(VCC = 3.3V, TA = +25C, unless otherwise noted.)
ICC1T vs. VCC1T
400 30

ICC2T vs. VCC2T

350

25 SUPPLY CURRENT (uA)

SUPPLY CURRENT (nA)

300

20

250

15

200

150

10

100 2.0 3.0 VCC1 (V) 4.0 5.0

5 2.0 3.0 VCC2 (V) 4.0 5.0

3 of 13

DS1302 Trickle-Charge Timekeeping Chip

PIN DESCRIPTION
PIN NAME FUNCTION Primary Power-Supply Pin in Dual Supply Configuration. VCC1 is connected to a backup source to maintain the time and date in the absence of primary power. The DS1302 operates from the larger of VCC1 or VCC2. When VCC2 is greater than VCC1 + 0.2V, VCC2 powers the DS1302. When VCC2 is less than VCC1, VCC1 powers the DS1302. Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator is designed for operation with a crystal having a specified load capacitance of 6pF. For more information on crystal selection and crystal layout considerations, refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks. The DS1302 can also be driven by an external 32.768kHz oscillator. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated. Ground Input. CE signal must be asserted high during a read or a write. This pin has an internal 40k (typ) pulldown resistor to ground. Note: Previous data sheet revisions referred to CE as RST. The functionality of the pin has not changed. Input/Push-Pull Output. The I/O pin is the bidirectional data pin for the 3-wire interface. This pin has an internal 40k (typ) pulldown resistor to ground. Input. SCLK is used to synchronize data movement on the serial interface. This pin has an internal 40k (typ) pulldown resistor to ground. Low-Power Operation in Single Supply and Battery-Operated Systems and LowPower Battery Backup. In systems using the trickle charger, the rechargeable energy source is connected to this pin. UL recognized to ensure against reverse charging current when used with a lithium battery. Go to www.maximic.com/TechSupport/QA/ntrl.htm.

VCC2

X1

3 4 5 6 7

X2 GND CE I/O SCLK

VCC1

4 of 13

DS1302 Trickle-Charge Timekeeping Chip

OSCILLATOR CIRCUIT
The DS1302 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table 1 specifies several crystal parameters for the external crystal. Figure 1 shows a functional schematic of the oscillator circuit. If using a crystal with the specified characteristics, the startup time is usually less than one second.

CLOCK ACCURACY
The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error will be added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit may result in the clock running fast. Figure 2 shows a typical PC board layout for isolating the crystal and oscillator from noise. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for detailed information.

Table 1. Crystal Specifications*

PARAMETER Nominal Frequency Series Resistance Load Capacitance SYMBOL fO ESR CL 6 MIN TYP 32.768 45 MAX UNITS kHz k pF

*The crystal, traces, and crystal input pins should be isolated from RF generating signals. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for additional specifications.

Figure 2. Typical PC Board Layout for Crystal

LOCAL GROUND PLANE (LAYER 2)

X1 CRYSTAL X2
NOTE: AVOID ROUTING SIGNALS IN THE CROSSHATCHED AREA (UPPER LEFTHAND QUADRANT) OF THE PACKAGE UNLESS THERE IS A GROUND PLANE BETWEEN THE SIGNAL LINE AND THE PACKAGE.

GND

COMMAND BYTE
Figure 3 shows the command byte. A command byte initiates each data transfer. The MSB (bit 7) must be a logic 1. If it is 0, writes to the DS1302 will be disabled. Bit 6 specifies clock/calendar data if logic 0 or RAM data if logic 1. Bits 1 to 5 specify the designated registers to be input or output, and the LSB (bit 0) specifies a write operation (input) if logic 0 or read operation (output) if logic 1. The command byte is always input starting with the LSB (bit 0).

Figure 3. Address/Command Byte

7 1 6 RAM
CK

5 A4

4 A3

3 A2

2 A1

1 A0

0 RD
WR

5 of 13

DS1302 Trickle-Charge Timekeeping Chip

CE AND CLOCK CONTROL

Driving the CE input high initiates all data transfers. The CE input serves two functions. First, CE turns on the control logic that allows access to the shift register for the address/command sequence. Second, the CE signal provides a method of terminating either single-byte or multiple-byte CE data transfer. A clock cycle is a sequence of a rising edge followed by a falling edge. For data inputs, data must be valid during the rising edge of the clock and data bits are output on the falling edge of clock. If the CE input is low, all data transfer terminates and the I/O pin goes to a high-impedance state. Figure 4 shows data transfer. At power-up, CE must be a logic 0 until VCC > 2.0V. Also, SCLK must be at a logic 0 when CE is driven to a logic 1 state.

DATA INPUT
Following the eight SCLK cycles that input a write command byte, a data byte is input on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored should they inadvertently occur. Data is input starting with bit 0.

DATA OUTPUT
Following the eight SCLK cycles that input a read command byte, a data byte is output on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted occurs on the first falling edge after the last bit of the command byte is written. Additional SCLK cycles retransmit the data bytes should they inadvertently occur so long as CE remains high. This operation permits continuous burst mode read capability. Also, the I/O pin is tristated upon each rising edge of SCLK. Data is output starting with bit 0.

BURST MODE
Burst mode can be specified for either the clock/calendar or the RAM registers by addressing location 31 decimal (address/command bits 1 through 5 = logic 1). As before, bit 6 specifies clock or RAM and bit 0 specifies read or write. There is no data storage capacity at locations 9 through 31 in the Clock/Calendar Registers or location 31 in the RAM registers. Reads or writes in burst mode start with bit 0 of address 0. When writing to the clock registers in the burst mode, the first eight registers must be written in order for the data to be transferred. However, when writing to RAM in burst mode it is not necessary to write all 31 bytes for the data to transfer. Each byte that is written to will be transferred to RAM regardless of whether all 31 bytes are written or not.

CLOCK/CALENDAR
The time and calendar information is obtained by reading the appropriate register bytes. Table 3 illustrates the RTC registers. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on.). Illogical time and date entries result in undefined operation. When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers the rising edge of CE. The countdown chain is reset whenever the seconds register is written. Write transfers occur on the falling edge of CE. To avoid rollover issues, once the countdown chain is reset, the remaining time and date registers must be written within 1 second. The DS1302 can be run in either 12-hour or 24-hour mode. Bit 7 of the hours register is defined as the 12- or 24hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (2023 hours). The hours data must be re-initialized whenever the 12/24 bit is changed.

6 of 13

DS1302 Trickle-Charge Timekeeping Chip

CLOCK HALT FLAG

Bit 7 of the seconds register is defined as the clock halt (CH) flag. When this bit is set to logic 1, the clock oscillator is stopped and the DS1302 is placed into a low-power standby mode with a current drain of less than 100nA. When this bit is written to logic 0, the clock will start. The initial power-on state is not defined.

WRITE-PROTECT BIT
Bit 7 of the control register is the write-protect bit. The first seven bits (bits 0 to 6) are forced to 0 and always read 0 when read. Before any write operation to the clock or RAM, bit 7 must be 0. When high, the write-protect bit prevents a write operation to any other register. The initial power-on state is not defined. Therefore, the WP bit should be cleared before attempting to write to the device.

TRICKLE-CHARGE REGISTER
This register controls the trickle-charge characteristics of the DS1302. The simplified schematic of Figure 5 shows the basic components of the trickle charger. The trickle-charge select (TCS) bits (bits 4 to 7) control the selection of the trickle charger. To prevent accidental enabling, only a pattern of 1010 enables the trickle charger. All other patterns will disable the trickle charger. The DS1302 powers up with the trickle charger disabled. The diode select (DS) bits (bits 2 and 3) select whether one diode or two diodes are connected between VCC2 and VCC1. If DS is 01, one diode is selected or if DS is 10, two diodes are selected. If DS is 00 or 11, the trickle charger is disabled independently of TCS. The RS bits (bits 0 and 1) select the resistor that is connected between VCC2 and VCC1. The resistor and diodes are selected by the RS and DS bits as shown in Table 2.

Table 2. Trickle Charger Resistor and Diode Select

TCS BIT 7
X X X 1 1 1 1 1 1 0

TCS BIT 6
X X X 0 0 0 0 0 0 1

TCS BIT 5
X X X 1 1 1 1 1 1 0

TCS BIT 4
X X X 0 0 0 0 0 0 1

DS BIT 3
X 0 1 0 0 0 1 1 1 1

DS BIT 2
X 0 1 1 1 1 0 0 0 1

RS BIT 1
0 X X 0 1 1 0 1 1 0

RS BIT 0
0 X X 1 0 1 1 0 1 0

FUNCTION
Disabled Disabled Disabled 1 Diode, 2k 1 Diode, 4k 1 Diode, 8k 2 Diodes, 2k 2 Diodes, 4k 2 Diodes, 8k Initial power-on state

Diode and resistor selection is determined by the user according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 5V is applied to VCC2 and a super cap is connected to VCC1. Also assume that the trickle charger has been enabled with one diode and resistor R1 between VCC2 and VCC1. The maximum current IMAX would therefore be calculated as follows: IMAX = (5.0V diode drop) / R1 (5.0V 0.7V) / 2k 2.2mA As the super cap charges, the voltage drop between VCC2 and VCC1 decreases and therefore the charge current decreases.

7 of 13

DS1302 Trickle-Charge Timekeeping Chip

CLOCK/CALENDAR BURST MODE

The clock/calendar command byte specifies burst mode operation. In this mode, the first eight clock/calendar registers can be consecutively read or written (see Table 3) starting with bit 0 of address 0. If the write-protect bit is set high when a write clock/calendar burst mode is specified, no data transfer will occur to any of the eight clock/calendar registers (this includes the control register). The trickle charger is not accessible in burst mode. At the beginning of a clock burst read, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to re-read the registers in case of an update of the main registers during a read.

RAM
The static RAM is 31 x 8 bytes addressed consecutively in the RAM address space.

RAM BURST MODE

The RAM command byte specifies burst mode operation. In this mode, the 31 RAM registers can be consecutively read or written (see Table 3) starting with bit 0 of address 0.

REGISTER SUMMARY
A register data format summary is shown in Table 3.

CRYSTAL SELECTION
A 32.768kHz crystal can be directly connected to the DS1302 via pins 2 and 3 (X1, X2). The crystal selected for use should have a specified load capacitance (CL) of 6pF. For more information on crystal selection and crystal layout consideration, refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks.

Figure 4. Data Transfer Summary

SINGLE-BYTE READ
CE

SCLK

I/O

R/W

A0

A1

A2

A3

A4

R/C

D0

D1

D2

D3

D4

D5

D6

D7

SINGLE-BYTE WRITE
CE

SCLK

I/O

R/ W A0

A1

A2

A3

A4

R/ C

D0

D1

D2

D3

D4

D5

D6

D7

NOTE: IN BURST MODE, CE IS KEPT HIGH AND ADDITIONAL SCLK CYCLES ARE SENT UNTIL THE END OF THE BURST.

8 of 13

DS1302 Trickle-Charge Timekeeping Chip

Table 3. Register Address/Definition RTC

READ 81h 83h 85h 87h 89h 8Bh 8Dh 8Fh 91h WRITE 80h 82h 84h 86h 88h 8Ah 8Ch 8Eh 90h BIT 7 CH 12/24 0 0 0 WP TCS BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 RANGE 0059 0059 112/023 131 112 17 0099 10 Seconds 10 Minutes 10 Hour 0 AM/PM 0 10 Date 10 0 0 Month 0 0 0 10 Year 0 0 0 TCS TCS TCS Seconds Minutes Hour Date Month 0 0 DS Day Year 0 0 DS RS

0 RS

CLOCK BURST
BFh BEh

RAM
C1h C3h C5h . . . FDh C0h C2h C4h . . . FCh 00-FFh 00-FFh 00-FFh . .

.
00-FFh

RAM BURST
FFh FEh

Figure 5. Programmable Trickle Charger

TRICKLE CHARGE REGISTER (90h write, 91h read) Bit 7 TCS3 Bit 6 TCS2 Bit 5 TCS1 Bit 4 TCS0 Bit 3 DS1 Bit 2 DS0 Bit 1 ROUT1 Bit 0 ROUT0 TCS 0-3 = TRICKLE CHARGER SELECT DS 0-1 = DIODE SELECT ROUT 0-1 = RESISTOR SELECT
1 0F 16 SELECT NOTE: ONLY 1010b ENABLES CHARGER 1 OF 2 SELECT 1 OF 3 SELECT

R1

V CC2

2K R2 4k R3 8k

V CC1

9 of 13

DS1302 Trickle-Charge Timekeeping Chip

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground.-0.5Vto +7.0V Operating Temperature Range, Commercial.0C to +70C Operating Temperature Range, Industrial (IND)-40C to +85C Storage Temperature Range...-55C to +125C Soldering Temperature (leads, 10 seconds)...260C Soldering Temperature (surface mount)...See IPC/JEDEC J-STD-020
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0C to +70C or TA = -40C to +85C.) (Note 1) PARAMETER Supply Voltage VCC1, VCC2 Logic 1 Input Logic 0 Input SYMBOL VCC1, VCC2 VIH VIL VCC = 2.0V VCC = 5V CONDITIONS (Notes 2, 10) (Note 2) (Note 2) MIN 2.0 2.0 -0.3 -0.3 TYP 3.3 MAX 5.5 VCC + 0.3 +0.3 +0.8 UNITS V V V

DC ELECTRICAL CHARACTERISTICS
(TA = 0C to +70C or TA = -40C to +85C.) (Note 1) PARAMETER Input Leakage I/O Leakage Logic 1 Output (IOH = -0.4mA) Logic 1 Output (IOH = -1.0mA) Logic 0 Output (IOL = 1.5mA) Logic 0 Output (IOL = 4.0mA) Active Supply Current (Oscillator Enabled) Timekeeping Current (Oscillator Enabled) Standby Current (Oscillator Disabled) Active Supply Current (Oscillator Enabled) Timekeeping Current (Oscillator Enabled) Standby Current (Oscillator Disabled) Trickle-Charge Resistors Trickle-Charge Diode Voltage Drop ILI ILO VOH VOL ICC1A ICC1T ICC1S ICC2A ICC2T ICC2S R1 R2 R3 VTD 10 of 13 VCC = 2.0V VCC = 5V VCC = 2.0V VCC = 5V VCC1 = 2.0V VCC1 = 5V VCC1 = 2.0V VCC1 = 5V VCC1 = 2.0V VCC1 = 5V IND VCC2 = 2.0V VCC2 = 5V VCC2 = 2.0V VCC2 = 5V VCC2 = 2.0V VCC2 = 5V 2 4 8 0.7 SYMBOL CONDITIONS (Notes 5, 13) (Notes 5, 13) (Note 2) (Note 2) CH = 0 (Notes 4, 11) CH = 0 (Notes 3, 11,13) CH = 1 (Notes 9, 11, 13) CH = 0 (Notes 4, 12) CH = 0 (Notes 3, 12) CH = 1 (Notes 9, 12) 0.2 0.45 1 1 5 1.6 2.4 0.4 0.4 0.4 1.2 0.3 1 100 100 200 0.425 1.28 25.3 81 25 80 k V MIN TYP 85 85 MAX 500 500 UNITS A A V V mA A nA mA A A

DS1302 Trickle-Charge Timekeeping Chip

CAPACITANCE
(TA = +25C) PARAMETER Input Capacitance I/O Capacitance SYMBOL CI CI/O MIN TYP 10 15 MAX UNITS pF pF

AC ELECTRICAL CHARACTERISTICS
(TA = 0C to +70C or TA = -40C to +85C.) (Note 1) PARAMETER Data to CLK Setup CLK to Data Hold CLK to Data Delay CLK Low Time CLK High Time CLK Frequency CLK Rise and Fall CE to CLK Setup CLK to CE Hold CE Inactive Time CE to I/O High Impedance SCLK to I/O High Impedance
Note 1: Note 2: Note 3: Note 4: Note 5: Note 6: Note 7: Note 8: Note 9: Note 10: Note 11: Note 12: Note 13:

SYMBOL VCC = 2.0V tDC VCC = 5V VCC = 2.0V tCDH VCC = 5V VCC = 2.0V tCDD VCC = 5V VCC = 2.0V tCL VCC = 5V VCC = 2.0V tCH VCC = 5V VCC = 2.0V tCLK VCC = 5V VCC = 2.0V t R, t F VCC = 5V VCC = 2.0V tCC VCC = 5V VCC = 2.0V tCCH VCC = 5V VCC = 2.0V tCWH VCC = 5V VCC = 2.0V tCDZ VCC = 5V VCC = 2.0V tCCZ VCC = 5V

CONDITIONS (Note 6) (Note 6) (Notes 6, 7, 8) (Note 6) (Note 6) (Note 6)

MIN 200 50 280 70 1000 250 1000 250 DC 4 1 240 60 4 1

TYP

MAX

UNITS ns ns

800 200

ns ns ns

0.5 2.0 2000 500

MHz ns s ns s

(Note 6) (Note 6) (Note 6) (Note 6) (Note 6)

280 70 280 70

ns ns

Limits at -40C are guaranteed by design and are not production tested. All voltages are referenced to ground. ICC1T and ICC2T are specified with I/O open, CE and SCLK set to a logic 0. ICC1A and ICC2A are specified with the I/O pin open, CE high, SCLK = 2MHz at VCC = 5V; SCLK = 500kHz, VCC = 2.0V. CE, SCLK, and I/O all have 40k pulldown resistors to ground. Measured at VIH = 2.0V or VIL = 0.8V and 10ns maximum rise and fall time. Measured at VOH = 2.4V or VOL = 0.4V. Load capacitance = 50pF. ICC1S and ICC2S are specified with CE, I/O, and SCLK open. VCC = VCC2, when VCC2 > VCC1 + 0.2V; VCC = VCC1, when VCC1 > VCC2. VCC2 = 0V. VCC1 = 0V. Typical values are at +25C.

11 of 13

DS1302 Trickle-Charge Timekeeping Chip

Figure 6. Timing Diagram: Read Data Transfer

CE tCC

tR

tF

SCLK tCDH tDC I/O READ DATA BYTE tCL tCH tCDD tCCZ tCDZ

ADDRESS/COMMAND BYTE

Figure 7. Timing Diagram: Write Data Transfer

CE tCWH tCC tR tF tCCH

SCLK tCL tCDH I/O tDC tCH

ADDRESS/COMMAND BYTE

WRITE DATA BYTE

CHIP INFORMATION
TRANSISTOR COUNT: 11,500

THERMAL INFORMATION
PACKAGE 8 DIP 8 SO (150 mils) THETA-JA (C/W) 110 170 THETA-JC (C/W) 40 40

PACKAGE INFORMATION
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. PACKAGE TYPE PACKAGE CODE DOCUMENT NO. 8 PDIP 8 SO (208 mils) 8 SO (150 mils) 21-0043 21-0262 21-0041

12 of 13

DS1302 Trickle-Charge Timekeeping Chip

REVISION HISTORY
REVISION DATE DESCRIPTION Removed the leaded parts and references to the 16-pin SO package. In the Features section, changed the 31 x 8 RAM feature to indicate that it is battery backed. Updated Figure 1 and removed original Figure 2 (oscillator circuit). Added a new Table 2 for the trickle charger resistor and diode select. Replaced the timing diagrams (Figures 6 and 7). Added Package Information table. PAGES CHANGED 1, 4, 12 1 3, 5 7 12 12

120208

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000
Maxim Integrated

13

The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc.