24lc21 Kullanimi
24lc21 Kullanimi
24lc21 Kullanimi
INTRODUCTION
The Microchip Technology Inc. 24LC21 is a 1K-bit (128 x 8) dual mode serial EEPROM that was developed primarily for use in computer monitors. This part was developed with inputs from several computer monitor manufacturers, in accordance with the VESA (Video Electronics Standards Association) monitor committee. This committee has developed a serial communication protocol called Data Display Channel (DDC) which was created to eliminate the need to change dip switches when conguring a new system or adding a new monitor or video card. The 24LC21 device is used in the monitor to store and transmit the EDID (extended display ID) table which contains all set-up parameters needed by the video card to operate with a particular monitor. With this system, the user can now plug any compatible monitor into any compatible graphics board and the graphics board will automatically know what type of monitor is being used and congure itself accordingly. This automatic conguration is the cornerstone for Microsofts Plug and Play capability being built into the new Windows 95 release.
PACKAGE TYPE
NC NC NC VSS
1 2 3 4
5 6 7 8
DEVICE OPERATION
The 24LC21 can operate in two modes of operation. These two modes of operation are the transmit only mode and bi-directional mode. Upon power-up, the device will always be in the transmit-only mode. Transmit only mode is also referred to as DDC1 mode. The transmit only mode only allows the video card to read the contents of the 24LC21 in a sequential manner, one bit at a time. Writing to the device is not possible in transmit only mode. The device will automatically transition to the bi-directional mode whenever a falling edge is seen on the SCL pin. Bi-directional mode is also referred to as DDC2 mode, and is implemented as the standard I2C protocol. This allows a controller to read and write specic addresses in the device like a standard I2C Serial EEPROM device. Once the device has transitioned to the bi-directional mode, there is no way to return to transmit only mode other than to reset (power-down) the device.
Upon power-up, the device will not output valid data until it has been initialized. This initialization procedure (Figure 1) data will not be available until after the rst 9 clocks are sent to the device. The exact memory location that the 24LC21 begins to transmit data is unknown at power-up, and the initialization procedure only initializes the device, not the starting address or bit location. In order to for a controller to determine what address is being read, a framing or syncing procedure must be executed by the video card.
DS00610A-page 1
Thi d
t d ith F
M k
404
AN610
A framing procedure involves looking for the header portion of the EDID table which is a byte of 00H followed by 6 bytes of FFH and another byte of 00H. A framing routine would continue to clock data from the 24LC21 until this unique header has been found. At this point, the current location in the EDID table has been determined and the controller has now synchronized itself with the device. Care must be taken while using the device in the transmit only mode to prevent noise on the SCL pin, as a falling edge seen on this pin will immediately send the part into the bi-directional mode. In a DDC1-only monitor, SCL is not connected to the VGA connector, but must still be terminated to VCC through a pullup resistor.
FIGURE 1:
SCL
Bit8 (MSB)
SDA VCLK
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1 (LSB)
Null Bit
Bit8
Bit7
FIGURE 2:
VCC SCL
SDA at high impedance for 9 clock cycles Valid data begins on 10th clock
Bit8 Bit7 Bit6 Bit5 Bit4
SDA VCLK 1 2 3 4 5 6 7 8 9
10 11 12 13 14 15
DS00610A-page 2
AN610
BI-DIRECTIONAL MODE (DDC2)
Bi-directional mode is essentially the standard I C protocol and allows the controller to read and write to the device. The 24LC21 supports byte and page writes and byte and sequential reads in the bi-directional mode. This mode will be used primarily before the monitor leaves the factory to load the EDID table into the device, but it also provides a means of updating the table if necessary. It is also used for faster (up to 100 kHz) data transmission, or transmission of only specic requested data in a DDC2 system. (The I2C protocol allows the host to request data from a specic portion of the EDID table rather than waiting for the entire table.) When writing to the device, the VCLK pin must be held high while the write command is being loaded or the write will be aborted and no data will be written. Note that this is the opposite of the 24LC01B, where the WP pin must be held low for the device to be written.
2
EDID TABLE
The EDID table is the Extended Display ID table, specied by VESA, that will be stored in the 24LC21 and contains information about what type of display it is and the capabilities of the display. The basic EDID table consists of 128 bytes of data. A breakdown of the table is shown below in Table 1. A complete description of the table can be found in the VESA DDC Specication.
TABLE 1:
Bytes 8 10 2 15 19 72 1 1
DS00610A-page 3
AN610
USING THE 24LC21 IN A SYSTEM
In order to use the 24LC21 in a monitor system, it must be programmed with a proper EDID table and then properly connected to the signals coming from the video controller card. The VESA committee has specied that the connections for DDC transmission can be part of the standard 15-pin VGA connector. A table of pinouts for this connector are shown in Table 2. Signals that pertain to the use of the 24LC21 are highlighted. Programming of the 24LC21 can be accomplished via Microchip Technologys SEEVAL programming and evaluation system or by any nal test system at the customer site which can communicate over the I2C bus.
TABLE 2:
Pin 1 2 3 4 5 6 7 8 9 10 11 12
Red Video Green Video Blue Video Monitor ID Bit2 Test (Ground) Red Video Return Green Video Return Blue Video Return No Connection Sync Return Monitor ID Bit0 Monitor ID Bit1
13 14 15
DS00610A-page 4
AN610
SYSTEM CONFIGURATION
A typical system conguration is shown below. The DDC specication states that a 47 k pull-up resistor is required on the SDA line at the monitor end. It also states that a 15K pullup resistor is needed on both the SCL and SDA lines at the video controller end.
FIGURE 3:
VCC Pin 14 (VSYNC) 15K Pin 15 (SCL) Pin 12 (SDA) VCC 47K* 47K Monitor Controller Card
VCLK
CRT 24LC21 1
GND
DS00610A-page 5
AN610
POTENTIAL PROBLEMS CAUSED BY NOISE IN A VIDEO SYSTEM
Because the typical application for the 24LC21 is in a computer monitor where electronic noise is prevalent, some precautions may need to be made in order for this device (or any other CMOS device) to work properly. The diagram below (Figure 4) shows a lter circuit that can be used to reduce the amount of noise seen by the device on the SCL and VCLK pins.
FIGURE 4:
VCC
CBP
CBP RPD
Bypass capacitor Can be as a termination resistor on VGA cable. Also will discharge the series capacitor going to the MCU and horizontal/Vertical processor.
CS and RS on VCLK Acts as low pass lter to clean-up noise on VSYNC line CS and RS on SCL Acts as low pass lter to clean-up noise and dampen power transient spikes that may cause accidental mode switching from DDC1 to DDC2 RPU on SCL Keeps SCL pulled high, although a high enough value is used that the host will not power the 24LC21. Lets the 24LC21 reset when the monitor power is turned off Eliminates undershoot on VSYNC
CR1
DS00610A-page 6
AN610
NOTES:
DS00610A-page 7
ASIA/PACIFIC
Hong Kong Microchip Technology Unit No. 3002-3004, Tower 1 Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431 Korea Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea Tel: 82 2 554 7200 Fax: 82 2 558 5934 Singapore Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65 334 8870 Fax: 65 334 8850 Taiwan Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2 717 7175 Fax: 886 2 545 0139
EUROPE
United Kingdom Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 0 1628 851077 Fax: 44 0 1628 850259 France Arizona Microchip Technology SARL 2 Rue du Buisson aux Fraises 91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79 Germany Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44 Italy Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Pegaso Ingresso No. 2 Via Paracelso 23, 20041 Agrate Brianza (MI) Italy Tel: 39 039 689 9939 Fax: 39 039 689 9883
JAPAN
Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122 9/22/95
DS00610A-page 8