Base .7
Base .7
Base .7
International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 3, September 2013
cascaded H-bridge multilevel inverter for producing nine output voltage levels and for that we are using multicarrier modulation technique. II. NINE-LEVEL CASCADED H-BRIDGE MULTILEVEL INVERTER
Index Terms Cascaded H-bridge multilevel inverter (CHB), multicarrier pulse-width modulation, phase shifted modulation, total harmonic distortion (THD). I. INTRODUCTION Multilevel power conversion has become increasingly popular in recent years due to advantages of high power quality waveforms, low electromagnetic compatibility (EMC) concerns, low switching losses, and high-voltage capability. However, it increases the number of switching devices and other components, which results in an increase of complexity problems and system cost. There are different types of multilevel circuits involved. The first topology introduced was the series H-bridge design. This was followed by the diode clamped converter, which utilized a bank of series capacitors. A later invention detailed the flying capacitor design in which the capacitors were floating rather than series-connected. Another multilevel design involves parallel connection of inverter phases through inter-phase reactors. In this design, the semiconductors block the entire dc voltage, but share the load current. Several combinational designs have also emerged some involving cascading the fundamental topologies. These designs can create higher power quality for a given number of semiconductor devices than the fundamental topologies alone due to a multiplying effect of the number of levels. The multilevel inverters are mainly classified as diode clamped, Flying capacitor inverter and cascaded multilevel inverter. The cascaded multilevel control method is very easy when compare to other multilevel inverter because it doesnt require any clamping diode and flying capacitor. In this paper, we are using a new topology of
The main disadvantage of the conventional cascaded H-bridge [5] is that when the voltage level increases, the number of semiconductor switches increases and also the source required increases. In order to overcome this introduced a new topology of cascaded H-bridge. The main advantage of this topology is that the number of switches required is reduced and also the number of sources. Figure 1 shows the new cascaded five level H-bridge multilevel inverter [6]. It has additional one bidirectional switch connected between the first leg of the H-bridge and the capacitor midpoint, enabling five output voltage levels.
It has five output voltage levels ie Vdc, Vdc/2, 0, -Vdc/2, -Vdc. For getting the output voltage Vdc the switches S2S5 need to be turned on. Similarly for output voltage Vdc/2 switches S1S5 need to be turned on, for 0 either S3S5 or S2S4 need to be turned on; for - Vdc/2 switches S1S4 need to be turned on; for - Vdc switches S3S4 need to be turned on. The switch combinations are shown in table 1.
Table -1: Five- level cascaded h-bridge output voltage
201
III. PWM MODULATION In this inverter, the sinusoidal pulse width modulation is going to use. In the Sinusoidal pulse width modulation scheme, as the switch is turned on and off several times during each half-cycle, the width of the pulses is varied to change the output voltage. Lower order harmonics can be eliminated or reduced by selecting the type of modulation for the pulse widths and the number of pulses per half-cycle. Higher order harmonics may increase, but these are of concern because they can be eliminated easily by filters. The SPWM aims at generating a sinusoidal inverter output voltage without low-order harmonics. This is possible if the sampling frequency is high compared to the fundamental output frequency of the inverter. The modulation index, M of the proposed multilevel inverter is defined by, M= ( Vref / Vcr) (1)
202
IV. SIMULATION AND RESULTS The simulation model was designed using MATLAB/Simulink Software. The gating signals for the inverter are generated by using multicarrier modulation technique. The circuit was simulated with RL load.
203
Fig 14. Nine level cascaded H-bridge multilevel inverter with multicarrier modulation, THD=13.01%.
V. CONCLUSION Multilevel inverters have become an effective and practical solution for increasing power and reducing harmonics of ac waveforms. This project deals with the design and implementation of single-phase nine-level Cascaded H-bridge multilevel inverter for RL load with multicarrier phase-shifted PWM modulation method. The simulation of 9-level cascaded H-bridge is done. Along with it, its harmonic analysis was done. The simulation results shows that the developed nine-level Cascaded H-bridge Multilevel inverter has many merits such as reduce number of switches, lower EMI, less harmonic distortion and the THD obtained is 13.01%. ACKNOWLEDGMENT Fore mostly, I would like to express my sincere gratitude to our Principal: Dr K. S.M Panicker, for his guidance. I am also thankful to our HOD Dr.Pailo Paul for imparting fundamental idea, which helped me a lot for my project. I am extremely thankful to my guide Mrs.Rebiya Rasheed for her guidance and suggestions, I would also like to thank all my teachers and my husband Mr.Veneesh C.S who gave their full support and encouragement for doing this project. I owe my deepest gratitude to them REFERENCES
[1]
Fig 13. Five level cascaded H-bridge multilevel inverter with multicarrier modulation , THD=26.00%.
[2]
Nasrudin Abd. Rahim, Mohamad Fathi Mohamad Elias, Wooi Ping Hew, IEEE transaction. Industry Electronics, Design of filter to reduce harmonic distortion in industrial power system, Vol. 60, No :8, 2943-2956, August 2013. J. Selvaraj and N. A. Rahim, "Multilevel Inverter For Grid-Connected PV System Employing Digital PI Controller," IEEE Trans. Ind.Electron., vol. 56, pp. 149-158, 2009. Naderi and A. Rahmati, "Phase-Shifted Carrier PWM Technique for General Cascaded Inverters," IEEE Trans. Power Electron., vol. 23, pp. 1257-1269, 2008.
[3]
204
205