Stmpe811 Datasheet

STMPE811
Advanced resistive touch screen controller

with 8-bit GPIO expander
Features
8 GPIOs
1.8 - 3.3 V operating voltage
Integrated 4-wire touch screen controller
Interrupt output pin
Wakeup feature on each I/O
SPI and I2C interface
Up to 2 devices sharing the same bus in

I2C mode (1 address line)
8-input 12-bit ADC
128-depth buffer touch screen controller
Touch screen movement detection algorithm
25 kV air-gap ESD protection (system level)
4 kV HBM ESD protection (device level)
Applications
Portable media players
Game consoles
Mobile and smartphones
GPS
QFN16
(3x3)
Description
The STMPE811 is a GPIO (general purpose
input/output) port expander able to interface a
main digital ASIC via the two-line bidirectional bus
(I2C). A separate GPIO expander is often used in
mobile multimedia platforms to solve the
problems of the limited amount of GPIOs typically
available on the digital engine.
The STMPE811 offers great flexibility, as each I/O
can be configured as input, output or specific
functions. The device has been designed with
very low quiescent current and includes a wakeup
feature for each I/O, to optimize the power
consumption of the device.
A 4-wire touch screen controller is built into the
STMPE811. The touch screen controller is
enhanced with a movement tracking algorithm (to
avoid excessive data), a 128 x 32 bit buffer and
programmable active window feature.
Table 1.
April 2009
Device summary
Order code
Package
Packaging
STMPE811QTR
QFN16
Tape and reel
Doc ID 14489 Rev 2
1/64
www.st.com
64
Contents
STMPE811
Contents
1
STMPE811 functional overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Pin configuration and functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

2.1
I2C and SPI interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

3.1
Pin functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Interface selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
I2C interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4.1
I2C features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4.2
Data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.3
Read operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.4
Write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
SPI interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5.1
5.2
SPI protocol definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5.1.1
Register reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5.1.2
Register write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
5.1.3
Termination of data transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
SPI timing modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

5.2.1
SPI timing definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
STMPE811 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
System and identification registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Interrupt system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Analog-to-digital converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
10
Touch screen controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

10.1
11
2/64
Driver and switch control unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Touch screen controller programming sequence . . . . . . . . . . . . . . . . 45
Doc ID 14489 Rev 2
STMPE811
Contents
12
Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
13
GPIO controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
14
13.0.1
Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
13.0.2
Power-up reset (POR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
14.1
Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
15
Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
16
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
17
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Doc ID 14489 Rev 2
3/64
List of tables
STMPE811
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Table 23.
Table 24.
Table 25.
Table 26.
Table 27.
Table 28.
Table 29.
4/64
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Pin configuration for IN2, IN3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Pin configuration for X+, Y+, X-, Y-. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Interface selection pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
I2C address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
I2C timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Operating modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
SPI timing modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
SPI timing specification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Register summary map table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
System and identification registers map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
ADC controller register summary table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
ADC conversion time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Touch screen controller register summary table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Touch screen controller DATA register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Touch screen parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
GPIO control registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Power consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
DC electrical characteristics (-40 C to 85 C) all GPIOs comply to JEDEC standard JESD8-7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
AC electrical characteristics (-40 C to 85 C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
ADC specification (-40 C to 85 C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Switch drivers specification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Voltage reference specification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Package mechanical data for QFN16 (3 x 3 x 1 mm) - 0.50 pitch . . . . . . . . . . . . . . . . . . . 59
Exposed pad variation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Footprint dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Doc ID 14489 Rev 2
STMPE811
List of figures
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
STMPE811 functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

STMPE811 pin configuration (top through view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
STMPE811 interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
STMPE811 I2C interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
I2C timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Read and write modes (random and sequential) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
SPI timing specification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Interrupt system diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Touch screen controller block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Window tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Package outline for QFN16 (3 x 3 x 1 mm) - 0.50 pitch . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Carrier tape for QFN16 (3 x 3 x 1 mm) - 0.50 pitch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Reel information for QFN16 (3 x 3 x 1 mm) - 0.50 pitch . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Doc ID 14489 Rev 2
5/64
STMPE811 functional overview
STMPE811
STMPE811 functional overview

The STMP811 consists of the following blocks:
I2C and SPI interface
Analog-to-digital converver (ADC)
Touch screen controller (TSC)
Driver and switch control unit
Temperature sensor
GPIO controller
Figure 1.
STMPE811 functional block diagram
GPIO 0-7
/ADC IN 0-7
/MODE
/REF-, REF+
GPIO
controller
Switches
and drivers
RC oscillator
ADC , TSC
INT
2
Data in
A0/Data out
I C / SPI
interface
SCLK/CLK
SDAT/CS
Thermal
sense
GND VCC
6/64
VREF
TSC: Touch screen controller
Doc ID 14489 Rev 2
STMPE811
Pin configuration and functions

Figure 2.
STMPE811 pin configuration (top through view)
12
11
10
13
14
7
STMPE811
15
16
Table 2.
Pin assignments
Pin
Name
Function
Y-
INT
A0/Data Out
SCLK
I2C/SPI clock (VCC domain)
SDAT
I2C data/SPI CS (VCC domain)
VCC
Data in
IN0
IN0/GPIO-0
IN1
IN1/GPIO-1/MODE
In RESET state, MODE selects the type of serial interface
"0" - I2C
"1" - SPI
10
GND
11
IN2
IN2/GPIO-2
12
IN3
IN3/GPIO-3
13
X+
X+/GPIO-4
14
Vio
Supply for touch screen driver and GPIO
15
Y+
Y+/GPIO-5
16
X-
X-/GPIO-6
Y-/GPIO-7
Interrupt output (VCC domain), open drain
I2C address in Reset, Data out in SPI mode (VCC domain)
1.8
3.3 V supply voltage
SPI Data In (VCC domain)
Ground
Doc ID 14489 Rev 2
7/64
2.1
STMPE811
Pin functions
The STMPE811 is designed to provide maximum features and flexibility in a very small pincount package. Most of the pins are multi-functional. Table 3 and Table 4 show how to select
the pins function.
Table 3.
Pin configuration for IN2, IN3

GPIO_AF = 1
Pin / control
register
ADC control 1 bit 1 =

dont care
GPIO_AF = 0
ADC control 1 bit 1 = 0
IN0
GPIO-0
ADC
IN1
GPIO-1
ADC
IN2
GPIO-2
ADC
External reference +
IN3
GPIO-3
ADC
External reference -
Table 4.
Pin configuration for X+, Y+, X-, YGPIO_AF = 1
Pin / control
register
8/64
ADC control 1 bit 1 = 1
GPIO_AF = 0
TSC control 1 bit 0 =

dont care
TSC control 1 bit 0 = 0
TSC control 1 bit 0 = 1
X+
GPIO-4
ADC
TSC X+
Y+
GPIO-5
ADC
TSC Y+
X-
GPIO-6
ADC
TSC X-
Y-
GPIO-7
ADC
TSC Y-
Doc ID 14489 Rev 2
STMPE811
3.1
Interface selection
The STMPE811 interfaces with the host CPU via a I2C or SPI interface. The pin IN_1 allows
the selection of interface protocol at reset state.
Figure 3.
STMPE811 interface
DIN
SPI I/F
module
DOUT
CLK
CS
MUX
unit
I2C I/F
module
Table 5.
SDAT
SCLK
A0
Interface selection pins

Pin
I2C function
SPI function
Reset state
Address 0
Data out
CPHA for SPI
CLOCK
CLOCK
SDATA
CS
CPOL_N for SPI
Data in
MODE
Doc ID 14489 Rev 2
I2C
set to 0
Set to 1 for SPI
9/64
I2C interface
STMPE811
I2C interface
The addressing scheme of STMPE811 is designed to allow up to 2 devices to be connected
to the same I2C bus.
Figure 4.
STMPE811 I2C interface
GND
VCC
SCLK
SCLK
SDAT
SDAT
STMPE811
ADDR0
Table 6.
I2C address
ADDR0
Address
0 x 82
0 x 88
For the bus master to communicate to the slave device, the bus master must initiate a Start
condition and be followed by the slave device address. Accompanying the slave device
address, is a read/write bit (R/W). The bit is set to 1 for read and 0 for write operation. If a
match occurs on the slave device address, the corresponding device gives an acknowledge
on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not
responding to the transaction.
Figure 5.
I2C timing diagram
SDA
tBUF
tHD:STA
tR
tHD:STA
tF
SCL
tHIGH
P
tLOW
tSU:DAT
tHD:DAT
SR
tSU:STA
tSU:STO
AI00589
10/64
Doc ID 14489 Rev 2
STMPE811
I2C interface
Table 7.
I2C timing
Symbol
Min
fSCL
SCL clock frequency
tLOW
Clock low period
1.3
tHIGH
Clock high period
600
tF
SDA and SCL fall time
Typ
Max
Uni
400
kHz
s
ns
300
ns
tHD:STA
START condition hold time (after this

period the first clock is generated)
600
ns
tSU:STA
START condition setup time (only relevant

for a repeated start period)
600
ns
tSU:DAT
Data setup time
100
tHD:DAT
Data hold time
tSU:STO
STOP condition setup time
600
Time the bus must be free before a new

transmission can start
1.3
tBUF
4.1
Parameter
ns
s
ns
s
I2C features
The features that are supported by the I2C interface are listed below:
I2C slave device
Operates at 1.8 V
Compliant to Philips I2C specification version 2.1
Supports standard (up to 100 Kbps) and fast (up to 400 Kbps) modes
Start condition
A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state.
A Start condition must precede any data/command transfer. The device continuously
monitors for a Start condition and does not respond to any transaction unless one is
encountered.
Stop condition
A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A
Stop condition terminates communication between the slave device and the bus master. A
read command that is followed by NoAck can be followed by a Stop condition to force the
slave device into idle mode. When the slave device is in idle mode, it is ready to receive the
next I2C transaction. A Stop condition at the end of a write command stops the write
operation to registers.
Acknowledge bit
The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter
releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls
the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave
the SDATA in high state if it does not acknowledge the receipt of the data.
Doc ID 14489 Rev 2
11/64
I2C interface
4.2
STMPE811
Data input
The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA
signal must be stable during the rising edge of SCLK and the SDATA signal must change
only when SCLK is driven low.
Table 8.
Operating modes
Mode
Byte
Programming sequence
Start, Device address, R/W = 0, Register address to be read
Restart, Device address, R/W = 1, Data Read, Stop
Read
If no Stop is issued, the Data Read can be continuously performed. If

the register address falls within the range that allows an address autoincrement, then the register address auto-increments internally after
every byte of data being read.
Start, Device address, R/W = 0, Register address to be written, Data
Write, Stop
Write
Stop
Data
Read + 2
No Ack
Ack
Stop
No Ack
Ack
Data to
Write + 2
Data
Read + 1
Ack
Stop
Data to
Write + 1
Data
Read
Ack
R/W=1
Ack
Ack
R/W=1
Ack
Data to
Write
Stop
Data
to be
written
Data
Read
Ack
Ack
Ack
Restart
Reg
Address
Device
Address
Ack
Reg
Address
Device
Address
Ack
Ack
R/W=0
Ack
R/W=0
R/W=0
Device
Address
Reg
Address
Ack
Device
Address
Reg
Address
Ack
More than one byte

Read
Device
Address
R/W=0
One byte
Write
Start
More than one byte

Read
Device
Address
Start
One byte
Read
Start
Read and write modes (random and sequential)
Start
Figure 6.
If no Stop is issued, the Data Write can be continuously performed. If

the register address falls within the range that allows address autoincrement, then the register address auto-increments internally after
every byte of data being written in. For those register addresses that
fall within a non-incremental address range, the address will be kept
static throughout the entire write operation. Refer to the memory map
table for the address ranges that are auto and non-increment.
Master
Slave
AM00775V1
12/64
Doc ID 14489 Rev 2
STMPE811
4.3
I2C interface
Read operation
A write is first performed to load the register address into the Address Counter but without
sending a Stop condition. Then, the bus master sends a reStart condition and repeats the
Device Address with the R/W bit set to 1. The slave device acknowledges and outputs the
content of the addressed byte. If no additional data is to be read, the bus master must not
acknowledge the byte and terminates the transfer with a Stop condition.
If the bus master acknowledges the data byte, then it can continue to perform the data
reading. To terminate the stream of data bytes, the bus master must not acknowledge the
last output byte, and be followed by a Stop condition. If the address of the register written
into the Address Counter falls within the range of addresses that has the auto-increment
function, the data being read will be coming from consecutive addresses, which the internal
Address Counter automatically increments after each byte output. After the last memory
address, the Address Counter 'rolls-over' and the device continues to output data from the
memory address of 0x00. Similarly, for the register address that falls within a non-increment
range of addresses, the output data byte comes from the same address (which is the
address referred by the Address Counter).
Acknowledgement in read operation

For the above read command, the slave device waits, after each byte read, for an
acknowledgement during the ninth bit time. If the bus master does not drive the SDA to a
low state, then the slave device terminates and switches back to its idle mode, waiting for
the next command.
4.4
Write operations
A write is first performed to load the register address into the Address Counter without
sending a Stop condition. After the bus master receives an acknowledgement from the slave
device, it may start to send a data byte to the register (referred by the Address Counter).
The slave device again acknowledges and the bus master terminates the transfer with a
Stop condition.
If the bus master needs to write more data, it can continue the write operation without
issuing the Stop condition. Whether the Address Counter autoincrements or not after each
data byte write depends on the address of the register written into the Address Counter.
After the bus master writes the last data byte and the slave device acknowledges the receipt
of the last data, the bus master may terminate the write operation by sending a Stop
condition. When the Address Counter reaches the last memory address, it 'rolls-over' to the
next data byte write.
Doc ID 14489 Rev 2
13/64
SPI interface
STMPE811
SPI interface
The SPI (serial peripheral interface) in STMPE811 uses a 4-wire communication connection
(DATA IN, DATA OUT, CLK, CS). In the diagram, Data in is referred to as MOSI (master
out slave in) and DATA out is referred to as MISO (master in slave out).
5.1
SPI protocol definition

The SPI follows a byte-sized transfer protocol. All transfers begin with an assertion of CS_n
signal (falling edge). The protocol for reading and writing is different and the selection
between a read and a write cycle is dependent on the first captured bit on the slave device.
A '1' denotes a read operation and a '0' denotes a write operation. The SPI protocol defined
in this section is shown in Figure 3.
The following are the main features supported by this SPI implementation.
5.1.1
Support of 1 MHz maximum clock frequency.
Support for autoincrement of address for both read and write.
Full duplex support for read operation.
Daisy chain configuration support for write operation.
Robust implementation that can filter glitches of up to 50 ns on the CS_n and SCL pins.
Support for all 4 modes of SPI as defined by the CPHA, CPOL bits on SPICON.
Register reading
The following steps need to be followed for the register read through the SPI.
14/64
1.
Assert CS_n by driving a '0' on this pin.
2.
Drive a '1' on the first SCL launch clock on MOSI to select a read operation.
3.
The next 7 bits on MOSI denote the 7-bit register address (MSB first).
4.
The next address byte can now be transmitted on the MOSI. If the autoincrement bit is
set, the following address transmitted on the MOSI is ignored. Internally, the address is
incremented. If the autoincrement bit is not set, then the following byte denotes the
address of the register to be read next.
5.
Read data is transmitted by the slave device on the MISO (MSB first), starting from the
launch clock following the last address bit on the MOSI.
6.
Full duplex read operation is achieved by transmitting the next address on MOSI while
the data from the previous address is available on MISO.
7.
To end the read operation, a dummy address of all 0's is sent on MOSI.
Doc ID 14489 Rev 2
STMPE811
5.1.2
SPI interface
Register write
The following steps need to be followed for register write through SPI.
5.1.3
1.
Assert CS_n by driving a '0' on this pin.
2.
Drive a '0' on the first SCL launch clock on MOSI to select a write operation.
3.
The next 7 bits on MOSI denote the 7-bit register address (MSB first).
4.
The next byte on the MOSI denotes data to be written.
5.
The following transmissions on MOSI are considered byte-sized data. The register
address to which the following data is written depends on whether the autoincrement
bit in the SPICON register is set. If this bit has been set previously, the register address
is incremented for data writes.
Termination of data transfer

A transfer can be terminated before the last launch edge by deasserting the CS_n signal. If
the last launch clock is detected, it is assumed that the data transfer is successful.
Doc ID 14489 Rev 2
15/64
SPI interface
5.2
STMPE811
SPI timing modes

The SPI timing modes are defined by CPHA and CPOL,CPHA and CPOL are read from the
"SDAT" and "A0" pins during power-up reset. The following four modes are defined
according to this setting.
Table 9.
SPI timing modes
CPOL_N (SDAT pin)
CPOL
CPHA (ADDR pin)
Mode
The clocking diagrams of these modes are shown in ON reset. The device always operates
in mode 0. Once the bits are set in the SPICON register, the mode change takes effect on
the next transaction defined by the CS_n pin being deasserted and asserted.
5.2.1
SPI timing definition

Table 10.
SPI timing specification

Timing
Symbol
tCSS
16/64
Description
CS_n falling to
first capture
clock
Unit
Min
Typ
Max
tCL
Clock low
period
500
ns
tCH
Clock high
period
500
ns
tLDI
Launch clock
to MOSI data
valid
20
ns
tLDO
Launch clock
to MISO data
valid
330
tDI
Data on MOSI
valid
tCCS
Last clock
edge to CS_n
high
tCSH
CS_n high
period
Doc ID 14489 Rev 2
STMPE811
SPI interface
Table 10.
SPI timing specification (continued)

Timing
Symbol
Description
tCSCL
CS_n high to
first clock edge
tCSZ
CS_n high to
tri-state on
MISO
Figure 7.
Unit
Min
Typ
Max
300
ns
SPI timing specification
Doc ID 14489 Rev 2
17/64
STMPE811 registers
STMPE811
STMPE811 registers
This section lists and describes the registers of the STMPE811 device, starting with a
register map and then provides detailed descriptions of register types.
Table 11.
Address
18/64
Register summary map table

Register name
Bit
Type
Reset value
Function
0x00
CHIP_ID
16
0x0811
0x02
ID_VER
0x03
Revision number
0x01 for engineering sample
0x03 for final silicon
0x03
SYS_CTRL1
R/W
0x00
Reset control
0x04
SYS_CTRL2
R/W
0x0F
Clock control
0x08
SPI_CFG
R/W
0x01
SPI interface configuration
0x09
INT_CTRL
R/W
0x00
Interrupt control register
0x0A
INT_EN
R/W
0x00
Interrupt enable register
0x0B
INT_STA
0x10
interrupt status register
0x0C
GPIO_EN
R/W
0x00
GPIO interrupt enable

register
0x0D
GPIO_INT_STA
0x00
GPIO interrupt status

register
0x0E
ADC_INT_EN
R/W
0x00
ADC interrupt enable

register
0x0F
ADC_INT_STA
0x00
ADC interrupt status register
0x10
GPIO_SET_PIN
R/W
0x00
GPIO set pin register
0x11
GPIO_CLR_PIN
R/W
0x00
GPIO clear pin register
0x12
GPIO_MP_STA
R/W
0x00
GPIO monitor pin state

register
0x13
GPIO_DIR
R/W
0x00
GPIO direction register
0x14
GPIO_ED
R/W
0x00
GPIO edge detect register
0x15
GPIO_RE
R/W
0x00
GPIO rising edge register
0x16
GPIO_FE
R/W
0x00
GPIO falling edge register
0x17
GPIO_AF
R/W
0x00
Alternate function register
0x20
ADC_CTRL1
R/W
0x9C
ADC control
0x21
ADC_CTRL2
R/W
0x01
ADC control
0x22
ADC_CAPT
R/W
0xFF
To initiate ADC data

acquisition
0x30
ADC_DATA_CH0
16
0x0000
ADC channel 0
0x32
ADC_DATA_CH1
16
0x0000
ADC channel 1
Doc ID 14489 Rev 2
Device identification
STMPE811
STMPE811 registers
Table 11.
Register summary map table (continued)
Address
Register name
Bit
Type
Reset value
Function
0x34
ADC_DATA_CH2
16
0x0000
ADC channel 2
0x36
ADC_DATA_CH3
16
0x0000
ADC channel 3
0x38
ADC_DATA_CH4
16
0x0000
ADC channel 4
0x3A
ADC_DATA_CH5
16
0x0000
ADC channel 5
0x3C
ADC_DATA_CH6
16
0x0000
ADC channel 6
0x3E
ADC_DATA_CH7
16
0x0000
ADC channel 7
0x40
TSC_CTRL
R/W
0x90
4-wire touch screen

controller setup
0x41
TSC_CFG
R/W
0x00
Touch screen controller

configuration
0x42
WDW_TR_X
16
R/W
0x0FFF
Window setup for top right X
0x44
WDW_TR_Y
16
R/W
0x0FFF
Window setup for top right Y
0x46
WDW_BL_X
16
R/W
0x0000
Window setup for bottom left

X
0x48
WDW_BL_Y
16
R/W
0x0000
Window setup for bottom left

Y
0x4A
FIFO_TH
R/W
0x00
FIFO level to generate

interrupt
0x4B
FIFO_STA
R/W
0x20
Current status of FIFO
0x4C
FIFO_SIZE
0x00
Current filled level of FIFO
0x4D
TSC_DATA_X
16
0x0000
Data port for touch screen

controller data access
0x4F
TSC_DATA_Y
16
0x0000

0x51
TSC_DATA_Z
0x0000

0x52
TSC_DATA_XYZ
32
0x00000000

0x56
TSC_FRACT_X
YZ
0x57
TSC_DATA
0x58
TSC_I_DRIVE
0x59
0x60
0x00

FRACTION_XYZ
0x00

R/W
0x00

drive I
TSC_SHIELD
R/W
0x00

shield
TEMP_CTRL
R/W
0x00
Temperature sensor setup
Doc ID 14489 Rev 2
19/64
STMPE811 registers
Table 11.
Address
20/64
STMPE811
Register summary map table (continued)
Register name
Bit
Type
Reset value
Function
0x61
TEMP_DATA
0x00
Temperature data access

port
0x62
TEMP_TH
R/W
0x00
Threshold for temperature

controlled interrupt
Doc ID 14489 Rev 2
STMPE811
System and identification registers
Table 12.
System and identification registers map
Address
Register name
Bit
Type
Reset
Function
0x00
CHIP_ID
16
0x0811
0x02
ID_VER
0x03
Revision number
(0x03 for engineering sample)
0x03
SYS_CTRL1
R/W
0x00
Reset control
0x04
SYS_CTRL2
R/W
0x0F
Clock control
0x08
SPI_CFG
R/W
0x01
CHIP_ID
Address:
0x00
Type:
Reset:
0x0811
Description:
16-bit device identification
ID_VER
Revision number
Address:
0x02
Type:
Reset:
0x03 (0x01 for engineering samples)
Description:
16-bit revision number
Doc ID 14489 Rev 2
21/64
STMPE811
SYS_CTRL1
7
Reset control
6
RESERVED
Address:
0x03
Type:
R/W
Reset:
0x00
Description:
The reset control register enables to reset the device
SOFT_RESET
HIBERNATE
[7:2] RESERVED
[1] SOFT_RESET: Reset the STMPE811 using the serial communication interface
[0] HIBERNATE: Force the device into hibernation mode.
Forcing the device into hibernation mode by writing 1 to this bit would disable the hot-key
feature. If the hot-key feature is required, use the default auto-hibernation mode.
SYS_CTRL2
Clock control
TS_OFF
GPIO_OFF
TSC_OFF
ADC_OFF
Address:
0x04
Type:
R/W
Reset:
0x0F
Description:
This register enables to switch off the clock supply

[7:4] RESERVED
[3] TS_OFF: Switch off the clock supply to the temperature sensor
1: Switches off the clock supply to the temperature sensor
[2] GPIO_OFF: Switch off the clock supply to the GPIO
1: Switches off the clock supply to the GPIO
[1] TSC_OFF: Switch off the clock supplyto the touch screen controller
1: Switches off the clock supply to the touch screen controller
[0] ADC_OFF: Switch off the clock supply to the ADC
1: Switches off the clock supply to the ADC
22/64
Doc ID 14489 Rev 2
STMPE811
SPI_CFG
RESERVED
Address:
0x08
Type:
R/W
Reset:
0x01
Description:
SPI interface configuration register
AUTO_INCR
SPI_CLK_MOD1
SPI_CLK_MOD0
[7:3] RESERVED
[2] AUTO_INCR:
This bit defines whether the SPI transaction follows an addressing scheme that internally
autoincrements or not
[1] SPI_CLK_MOD1:
This bit reflects the value of the SCAD/A0 pin during power-up reset
[0] SPI_CLK_MOD0:
This bit reflects the value of the SCAD/A0 pin during power-up reset
Doc ID 14489 Rev 2
23/64
Interrupt system
STMPE811
Interrupt system
The STMPE811 uses a 2-tier interrupt structure. The ADC interrupts and GPIO interrupts
are ganged as a single bit in the interrupt status register. The interrupts from the touch
screen controller and temperature sensor can be seen directly in the interrupt status
register.
Figure 8.
Interrupt system diagram
FIFO status,
TSC touch,
Temp sensor
Interrupt
status
AND
GPIO
interrupt
status
Interrupt
enable
AND
GPIO
interrupt
enable
ADC
interrupt
status
AND
ADC
interrupt
enable
24/64
Doc ID 14489 Rev 2
STMPE811
Interrupt system
INT_CTRL
7
Interrupt control register

6
5
RESERVED
INT_POLARITY
INT_TYPE
GLOBAL_INT
Address:
0x09
Type:
R/W
Reset:
0x00
Description:
The interrupt control register is used to enable the interruption from a system-related
interrupt source to the host.
[7:3] RESERVED
[2] INT_POLARITY: This bit sets the INT pin polarity
1: Active high/rising edge
0: Active low/falling edge
[1] INT_TYPE: This bit sets the type of interrupt signal required by the host
1: Edge interrupt
0: Level interrupt
[0] GLOBAL_INT: This is master enable for the interrupt system
1: Global interrupt
0: Stops all interrupts
Doc ID 14489 Rev 2
25/64
Interrupt system
STMPE811
INT_EN
Interrupt enable register
GPIO
ADC
TEMP_SENS FIFO_EMPTY
FIFO_FULL
FIFO_0FLOW
FIFO_TH
TOUCH_DET
Address:
0x0A
Type:
R/W
Reset:
0x00
Description:
The interrupt enable register is used to enable the interruption from a system related
interrupt source to the host.
[7] GPIO: Any enabled GPIO interrupts
[6] ADC: Any enabled ADC interrupts
[5] TEMP_SENS: Temperature threshold triggering
[4] FIFO_EMPTY: FIFO is empty
[3] FIFO_FULL: FIFO is full
[2] FIFO_OFLOW: FIFO is overflowed
[1] FIFO_TH: FIFO is equal or above threshold value.
[0] TOUCH_DET: Touch is detected
INT_STA
Interrupt status register
GPIO
ADC
TEMP_SENS FIFO_EMPTY
FIFO_FULL
FIFO_OFLOW
FIFO_TH
TOUCH_DET
Address:
0x0B
Type:
Reset:
0x10
Description:
The interrupt status register monitors the status of the interruption from a particular
interrupt source to the host. Regardless of whether the INT_EN bits are enabled, the
INT_STA bits are still updated. Writing '1' to this register clears the corresponding
bits. Writing '0' has no effect.
[7] GPIO: Any enabled GPIO interrupts
[6] ADC: Any enabled ADC interrupts
[5] TEMP_SENS: Temperature threshold triggering
[4] FIFO_EMPTY: FIFO is empty
[3] FIFO_FULL: FIFO is full
[2] FIFO_OFLOW: FIFO is overflowed
[1] FIFO_TH: FIFO is equal or above threshold value.
This bit is set when FIFO level equals to threshold value. It will only be asserted again if FIFO
level drops to < threshold value, and increased back to threshold value.
[0] TOUCH_DET: Touch is detected
26/64
Doc ID 14489 Rev 2
STMPE811
Interrupt system
GPIO interrupt enable register
GPIO_INT_EN
7
IEG[x]
Address:
0x0C
Type:
R/W
Reset:
0x10
Description:
The interrupt status register monitors the status of the interruption from a particular
interrupt source to the host. Regardless of whether the IER bits are enabled, the ISR
bits are still updated. Writing '1' to this register clears the corresponding bits. Writing
'0' has no effect.
[7:0] IEG[x]: Interrupt enable GPIO mask (where x = 7 to 0)
1: Writing 1 to the IE[x] bit enables the interruption to the host
GPIO interrupt status register
GPIO_INT_STA
7
ISG[x]
Address:
0x0D
Type:
R/W
Reset:
0x00
Description:
The GPIO interrupt status register monitors the status of the interruption from a
particular GPIO pin interrupt source to the host. Regardless of whether or not the
GPIO_STA bits are enabled, the GPIO_STA bits are still updated. The ISG[7:0] bits
are the interrupt status bits corresponding to the GPIO[7:0] pins. Writing '1' to this
register clears the corresponding bits. Writing '0' has no effect.
[7:0] ISG[x]: GPIO interrupt status (where x = 7 to 0)
Read:
Interrupt status of the GPIO[x]. Reading the register will clear any bits that have been set to '1'
Write:
Writing to this register has no effect
Doc ID 14489 Rev 2
27/64
Analog-to-digital converter
STMPE811
An 8-input,12-bit analog-to-digital converter (ADC) is integrated in the STMPE811. The ADC
can be used as a generic analog-to-digital converter, or as a touch screen controller capable
of controlling a 4-wire resistive touch screen.
Table 13.
28/64
ADC controller register summary table
Address
Register name
Size
0x20
ADC_CTRL1
ADC control
0x21
ADC_CTRL2
ADC control
0x22
ADC_CAPT
ADC channel data capture
0x30
ADC_DATA_CH0
ADC channel 0 (IN3/GPIO-3)
0x32
ADC_DATA_CH1
0x34
ADC_DATA_CH2
0x36
ADC_DATA_CH3
ADC channel 3 (IN0-GPIO-0)
0x38
ADC_DATA_CH4
ADC channel 4 (TSC)
0x3A
ADC_DATA_CH5
ADC channel 5 (TSC)
0x3C
ADC_DATA_CH6
ADC channel 6 (TSC)
0x3E
ADC_DATA_CH7
ADC channel 7 (TSC)
Doc ID 14489 Rev 2
Description
STMPE811
ADC_CTRL1
7
RESERVED
ADC control 1
6
SAMPLE_TIME2 SAMPLE_TIME1 SAMPLE_TIME0
Address:
0x20
Type:
R/W
Reset:
0x9C
Description:
ADC control register.
MOD_12B
RESERVED
REF_SEL
RESERVED
[7] RESERVED
[6:4] SAMPLE_TIMEn: ADC conversion time in number of clock
000: 36
001: 44
010: 56
011: 64
100: 80
101: 96
110: 124
111: Not valid
[3] MOD_12B: Selects 10 or 12-bit ADC operation
1: 12 bit ADC
0: 10 bit ADC
[2] RESERVED
[1] REF_SEL: Selects between internal or external reference for the ADC
1: External reference
0: Internal reference
[0] RESERVED
Doc ID 14489 Rev 2
29/64
STMPE811
ADC_CTRL2
7
ADC control 2
6
RESERVED
Address:
0x21
Type:
R/W
Reset:
0x01
Description:
ADC control.
ADC_FREQ_1
ADC_FREQ_0
[7] RESERVED
[6] RESERVED
[5] RESERVED
[4] RESERVED
[3] RESERVED
[2] RESERVED
[1:0] ADC_FREQ: Selects the clock speed of ADC
00: 1.625 MHz typ.
01: 3.25 MHz typ.
10: 6.5 MHz typ.
11: 6.5 MHz typ.
ADC channel data capture
ADC_CAPT
7
CH[7:0]
Address:
0x22
Type:
R/W
Reset:
0xFF
Description:
To initiate ADC data acquisition.

[7:0] CH[7:0]: ADC channel data capture
Write '1' to initiate data acquisition for the corresponding channel. Writing '0' has no effect.
Reads '1' if conversion is completed. Reads '0' if conversion is in progress.
30/64
Doc ID 14489 Rev 2
STMPE811
ADC channel data registers
ADC_DATA_CHn
11
10
DATA[11:0]
Address:
Add address
Type:
R/W
Reset:
0x0000
Description:
ADC data register 0-7 (DATA_CHn=0 -7)
[11:0] DATA[11:0]: ADC channel data

If TSC is enabled, CH3-0 is used for TSC and all readings to these channels give 0x0000
The ADC in STMPE811 operates on an internal RC clock with a typical frequency of

6.5 MHz. The total conversion time in ADC mode depends on the "SampleTime" setting,
and the clock division field 'Freq'.
The following table shows the conversion time based on 6.5 MHz, 3.25 MHz and 1.625 MHz
clock.
Table 14.
ADC conversion time
Sample time
setting
Conversion time
6.5 MHz
3.25 MHz
1.625 MHz
in ADC clock
(154 ns)
(308 ns)
(615 ns)
000
36
5.5 s (180 kHz)
11 s (90 kHz)
22 s (45 kHz)
001
44
6.8 s (147 kHz)
13.6 s (74 kHz)
27 s (36 kHz)
010
56
8.6 s (116 kHz)
17.2 s (58 kHz)
34.4 s (29 kHz)
011
64
9.9 s (101 kHz)
19.8 s (51 kHz)
39.6 s (25 kHz)
100
80
12.3 s(81.5 kHz)
24.6 s (41 kHz)
49.2 s (20 kHz)
101
96
14.8 s (67.6 kHz) 28.8 s (33 kHz)
59.2 s (17 kHz)
110
124
19.1 s (52.3 kHz) 38.2 s (26 kHz)
56.4 s (13 kHz)
Doc ID 14489 Rev 2
31/64
10
STMPE811

The STMPE811 is integrated with a hard-wired touch screen controller for 4-wire resistive
type touch screen. The touch screen controller is able to operate completely autonomously,
and will interrupt the connected CPU only when a pre-defined event occurs.
Figure 9.
Touch screen controller block diagram
Movement
&
window tracking
10/12 bit
ADC
FIFO
FIFO
&
interrupt control
10.1
Switch
&
drivers
Driver
&
switch control
Driver and switch control unit

The driver and switch control unit allows coordination of the ADC and the MUX/switch. With
the coordination of this unit, a stream of data is produced at a selected frequency.
The touch screen drivers can be configured with 2 current ratings: 20 mA or 50 mA. In the
case where multiple touch-down on the screen is causing a short, the current from the driver
is limited to these values. Tolerance of these current setting is +/- 25%.
Movement tracking
The "Tracking Index" in the TSC_CTRL register specifies a value, which determines the
distance between the current touch position and the previous touch position. If the distance
is shorter than the tracking index, it is discarded.
The tracking is calculated by summation of the horizontal and vertical movement. Movement
is only reported if:
(Current X - Previously Reported X) + (Current Y - Previously Reported Y) > Tracking Index
If pressure reporting is enabled (X/Y/Z), an increase in pressure will override the movement
tracking and report the new data set, even if X/Y is within the previous tracking index. This is
to ensure that a slow touch will not be discarded.
If pressure data is not used, select X/Y mode in touch screen data acquisition. (Opmode
field in TSCControl register).
32/64
Doc ID 14489 Rev 2
STMPE811
Window tracking
The -WDW_X and WDW_Y registers allow to pre-set a sub-window in the touch screen such
that any touch position that is outside the sub-window will be discarded.
Figure 10. Window tracking
Top right coordinates
Active window
Bottom left coordinates
FIFO
FIFO has a depth of 128 sectors. This is enough for 128 sets of touch data at maximum
resolution (2 x 12 bits). FIFO can be programmed to generate an interrupt when it is filled to
a pre-determined level.
Sampling
The STMPE811 touch screen controller has an internal 180 kHz, 12-bit ADC able to execute
autonomous driving/sampling. Each "sample" consists of 4 ADC readings that provide the X
and Y locations, as well as the touch pressure.
Figure 11. Sampling
ADC
takes X reading
Drive X
Settling
period
ADC
takes Y reading
Drive Y
Settling
period
Doc ID 14489 Rev 2
33/64
STMPE811
Oversampling and averaging function

The STMPE811 touch screen controller can be configured to oversample by 2/4/8 times and
provide the averaged value as final output. This feature helps to reduce the effect of
surrounding noise.
Table 15.
Address
34/64
Touch screen controller register summary table

Register name
Bit
Type
Function
0x40
TSC_CTRL
R/W
4-wire touch screen controller setup
0x41
TSC_CFG
R/W
TSC configuration register
0x42
WDW_TR_X
16
R/W
0x44
WDW_TR_Y
16
R/W
0x46
WDW_TR_X
16
R/W
Window setup for bottom left X
0x48
WDW_TR_Y
16
R/W
Window setup for bottom left Y
0x4A
FIFO_TH
R/W
FIFO level to generate interrupt
0x4B
FIFO_STA
R/W
Current status of FIFO
0x4C
FIFO_SIZE
Current filled level of FIFO
0x4D
TSC_DATA_X
16
Data port for TSC data access
0x4F
TSC_DATA_Y
16
0x51
TSC_DATA_Z
0x52
TSC_DATA_XYZ
32
0x56
TSC_FRACT_Z
R/W
0x57
TSC_DATA
0x58
TSC_I_DRIVE
R/W
Touch screen controller drive I
0x59
TSC_SHIELD
R/W
Touch screen controller shield
Touch screen controller FRACTION_Z

Touch screen controller data access port
Doc ID 14489 Rev 2
STMPE811
TSC_CTRL
7
Touch screen controller control register

6
TSC_STA
TRACK
2
OP_MOD
Address:
0x40
Type:
R/W
Reset:
0x90
Description:
4-wire touch screen controller (TSC) setup.
0
EN
[7] TSC_STA: TSC status

Reads '1' when touch is detected
Reads '0' when touch is not detected
Writing to this register has no effect
[6:4] TRACK: Tracking index
000: No window tracking
001: 4
010: 8
011: 16
100: 32
101: 64
110: 92
111: 127
[3:1] OP_MOD: TSC operating mode
000: X, Y, Z acquisition
001: X, Y only
010: X only
011: Y only
100: Z only
This field cannot be written on, when EN = 1
[0] EN: Enable TSC
Doc ID 14489 Rev 2
35/64
STMPE811
TSC_CFG
7
Touch screen controller configuration register

6
AVE_CTRL_1 AVE_CTRL_0
TOUCH_DET TOUCH_DET TOUCH_DET

_DELAY_2
_DELAY_1
_DELAY_0
Address:
0x41
Type:
R/W
Description:
SETTLING_2
SETTLING_1
SETTLING_0
Touch screen controller configuration register.

[7:6] [AVE_CTRL_1/0: Average control
00=1 sample
01=2 samples
10=4 samples
11=8 samples
[5:3] TOUCH_DET_DELAY_2/1/0: Touch detect delay
000 - 10 s
001 - 50 s
010 = 100 s
011 = 500 s
100 = 1 ms
101 = 5 ms
110 = 10 ms
111 = 50 ms
[2:0] SETTLING: Panel driver settling time(1)
000 = 10 s
001 = 100 s
010 = 500 S
011 =1 ms
100 = 5 ms
101 = 10 ms
110 = 50 ms
111 =100 ms
1. For large panels (> 6), a capacitor of 10 nF is recommended at the touch screen terminals for noise filtering.
In this case, settling time of 1 ms or more is recommended.
36/64
Doc ID 14489 Rev 2
STMPE811
WDW_TR_X
TR_X [11:0]
Address:
0x42
Type:
R/W
Reset:
0x0FFF
Description:
Window setup for top right X coordinates.
[11:0] TR_X: Bit 11:0 of top right X coordinates
WDW_TR_Y
TR_Y [11:0]
Address:
0x44
Type:
R/W
Reset:
0x0FFF
Description:
Window setup for top right Y coordinates.
[11:0] TR_X: Bit 11:0 of top right Y coordinates
Doc ID 14489 Rev 2
37/64
STMPE811
WDW_BL_X
Window setup for bottom left X
BL_X [11:0]
Address:
0x46
Type:
R/W
Reset:
0x0000
Description:
Window setup for bottom left X coordinates.
[11:0] BL_X: Bit 11:0 of bottom left X coordinates
WDW_BL_Y
Window setup for bottom left Y
BL_Y [11:0]
Address:
0x48
Type:
R/W
Reset:
0x0000
Description:
Window setup for bottom left Y coordinates.
[11:0] BL_X: Bit 11:0 of bottom left Y coordinates
FIFO_TH
7
FIFO threshold
6
FIFO_TH
Address:
0x4A
Type:
R/W
Reset:
0x00
Description:
Triggers an interrupt upon reaching or exceeding the threshold value. This field must not be set
as zero.
[7:0] FIFO_TH: touch screen controller FIFO threshold
38/64
Doc ID 14489 Rev 2
STMPE811
FIFO_STA
FIFO status
FIFO_OFLOW
FIFO_FULL
FIFO_EMPTY
FIFO_TH_TRIG
Address:
0x4B
Type:
R/W
Reset:
0x20
Description:
Current status of FIFO..
RESERVED
0
FIFO_RESET
[7] FIFO_OFLOW:
Reads 1 if FIFO is overflow
[6] FIFO_FULL:
Reads 1 if FIFO is full
[5] FIFO_EMPTY:
Reads 1 if FIFO is empty
[4] FIFO_TH_TRIG:
0 = Current FIFO size is still below the threshold value
1 = Current FIFO size is at or beyond the threshold value
[3:1] RESERVED
[0] FIFO_RESET:
Write '0' : FIFO put out of reset mode
Write '1' : Resets FIFO. All data in FIFO will be cleared.
When TSC is enabled, FIFO resets automatically.
FIFO_SIZE
7
FIFO size
6
RESERVED
FIFO_SIZE
Address:
0x4C
Type:
Reset:
0x00
Description:
Current number of samples available.

[7:0] FIFO_SIZE: Number of samples available
Doc ID 14489 Rev 2
39/64
STMPE811
TSC_DATA_X
11
10
TSC_DATA_X
9
DATAY[11:0]
Address:
0x4D
Type:
Reset:
0x0000
Description:
Bit 11:0 of Y data.
[11:0] DATAY[11:0]: Bit 11:0 of Y data
40/64
Doc ID 14489 Rev 2
STMPE811
TSC_DATA_Y
11
10
TSC_DATA_Y
9
DATAY[11:0]
Address:
0x4F
Type:
Reset:
0x0000
Description:
Bit 11:0 of Y data.
[11:0] DATAY[11:0]: bit 11:0 of Y data
TSC_DATA_Z
7
TSC_DATA_Z
DATAZ[7:0]
Address:
0x51
Type:
Reset:
0x0000
Description:
Bit 7:0 of Z data.

[7:0] DATAZ[7:0]: bit 7:0 of Z data
Doc ID 14489 Rev 2
41/64
STMPE811
TSC_DATA_XYZ
7
Touch screen controller DATA
DATA
Address:
0x57 (auto-increment), 0xD7 (non-auto-increment)
Type:
Reset:
0x00
Description:
[11:0] DATA: data bytes from TSC FIFO
The data format from the TSC_DATA register depends on the setting of "OpMode" field in
TSC_CTRL register. The samples acquired are accessed in "packed samples". The size of
each "packed sample" depends on which mode the touch screen controller is operating in.
The TSC_DATA register can be accessed in 2 modes:
Autoincrement
Non autoincrement
To access the 128-sets buffer, the non autoincrement mode should be used.
Table 16.
42/64
Touch screen controller DATA register
TSC_CTRL in
operation
mode
Number of
bytes to read
from
TSC_DATA_XYZ
000
Byte0
Byte1
[11:4] of X
[3:0] of X
[11:8] of Y
[7:0] of Y
[7:0] of Z
001
[11:4] of X
[3:0] of X
[11:8] of Y
[7:0] of Y
010
[11:4] of X
[3:0] of X
011
[11:4] of Y
[3:0] of Y
100
[7:0] of Z
Doc ID 14489 Rev 2
Byte2
Byte3
STMPE811
TSC_FRACTION_Z
7
Touch screen controller FRACTION_Z

5
RESERVED
FRACTION_Z
Address:
0x56
Type:
Reset:
0x00
Description:
This register allows to select the range and accuracy of the pressure measurement
[7:3] RESERVED
[2:0] FRACTION_Z:
000: Fractional part is 0, whole part is 8
Doc ID 14489 Rev 2
43/64
STMPE811
TSC_I_DRIVE
7
Touch screen controller drive I
RESERVED
0
DRIVE
Address:
0x58
Type:
R/W
Reset:
0x00
Description:
This register sets the current limit value of the touch screen drivers
[7:1] RESERVED
[0] DRIVE: maximum current on the touch screen controller (TSC) driving channel
0: 20 mA typical, 35 mA max
1: 50 mA typical, 80 mA max
TSC_SHIELD
7
Touch screen controller shield
5
RESERVED
X+
X-
Y+
Y-
Address:
0x59
Type:
Reset:
0x00
Description:
Writing each bit would ground the corresponding touch screen wire
[7:4] RESERVED
[3:0] SHIELD[3:0]:
Write 1 to GND X+, X-, Y+, Y- lines
44/64
Doc ID 14489 Rev 2
STMPE811
11
Touch screen controller programming sequence

The following are the steps to configure the touch screen controller (TSC):
a)
Disable the clock gating for the touch screen controller and ADC in the
SYS_CFG2 register.
b)
Configure the touch screen operating mode and the window tracking index.
c)
A touch detection status may also be enabled through enabling the corresponding
interrupt flag. With this interrupt, the user is informed through an interrupt when
the touch is detected as well as lifted.
d)
Configure the TSC_CFG register to specify the panel voltage settling time, touch
detection delays and the averaging method used.
e)
A windowing feature may also be enabled through TSCWdwTRX, TSCWdwTRY,

TSCWdwBLX and TSCWdwBLY registers. By default, the windowing covers the
entire touch panel.
f)
Configure the TSC_FIFO_TH register to specify the threshold value to cause an

interrupt. The corresponding interrupt bit in the interrupt module must also be
enabled. This interrupt bit should be masked off during data fetching from the
FIFO in order to prevent an unnecessary trigger of this interrupt. Upon completion
of the data fetching, this bit can be re-enabled
g)
By default, the FIFO_RESET bit in the TSC_FIFO_CTRL_STA register holds the

FIFO in Reset mode. Upon enabling the touch screen controller (through the EN
bit in TSC_CTRL), this FIFO reset is automatically deasserted. The FIFO status
may be observed from the TSC_FIFO_CTRL_STA register or alternatively through
the interrupt.
h)
Once the data is filled beyond the FIFO threshold value, an interrupt is triggered
(assuming the corresponding interrupt is being enabled). The user is required to
continuously read out the data set until the current FIFO size is below the
threshold, then, the user may clear the interrupt flag. As long as the current FIFO
size exceeds the threshold value, an interrupt from the touch screen controller is
sent to the interrupt module. Therefore, even if the interrupt flag is cleared, the
interrupt flag will automatically be asserted, as long as the FIFO size exceeds the
threshold value.
i)
The current FIFO size can be obtained from the TSC_FIFO_Sz register. This
information may assists the user in how many data sets are to be read out from
the FIFO, if the user intends to read all in one shot. The user may also read a data
set by a data set.
j)
The TSC_DATA_X register holds the X-coordinates. This register can be used in
all touch screen operating modes.
k)
The TSC_DATA_Y register holds the Y-coordinates. TSC_DATA_Y register holds

the Y-coordinates.
l)
The TSC_DATA_Z register holds the Z value. TSC_DATA_Z register holds the Zcoordinates.
m) The TSCDATA_XYZ register holds the X, Y and Z values. These values are
packed into 4 bytes. This register can only be used when the touch screen
operating mode is 000 and 001. This register is to facilitate less byte read.
n)
For the TSC_FRACT_Z register, the user may configure it based on the touch
screen panel resistance. This allows the user to specify the resolution of the Z
Doc ID 14489 Rev 2
45/64
STMPE811
value. With the Z value obtained from the register, the user simply needs to
multiply the Z value with the touch screen panel resistance to obtain the touch
resistance.
46/64
o)
The TSC_DATA register allows facilitation of another reading format with minimum
I2C transaction overhead by using the non autoincrement mode (or equivalent
mode in SPI). The data format is the same as TSC_DATA_XYZ, with the
exception that all the data fetched are from the same address.
p)
Enable the EN bit of the TSC_CTRL register to start the touch detection and data
acquisition.
q)
During the auto-hibernate mode, a touch detection can cause a wake-up to the
device only when the TSC is enabled and the touch detect status interrupt mask is
enabled.
r)
In order to prevent confusion, it is recommended that the user not mix the data
fetching format (TSC_DATA_X, TSC_DATA_Y, TSC_DATA_Z, TSC_DATA_XYZ
and TSC_DATA) between one reading and the next.
s)
It is also recommended that the user should perform a FIFO reset and TSC
disabling when the ADC or TSC setting are reconfigured.
Doc ID 14489 Rev 2
STMPE811
12
Temperature sensor
Temperature sensor
The STMPE811 internal temperature sensor can be used as a reference for compensation
of the touch screen parameters. Temperature measurement is optimised for temperature
from 0 C to 85 C.
Table 17.
Touch screen parameters
Address
Register name
Bit
Function
0x60
TEMP_CTRL
0x61
TEMP_DATA
16
Temperature data access port
0x62
TEMP_TH
16
Threshold for temperature controlled interrupt
TEMP_CTRL
7
RESERVED
THRES_RANGE
THRES_EN
ACQ_MOD
ACQ
ENABLE
Address:
0x60
Type:
R/W
Reset:
0x00
Description:

[7:5] RESERVED
[4] THRES_RANGE:
'0' assert interrupt if temperature is >= threshold
'1' assert interrupt if otherwise
[3] THRES_EN: temperature threshold enable
[2] ACQ_MOD:
'0' to acquire temperature for once only
'1' to acquire temperature every 10mS
[1] ACQ
[0] ENABLE
Doc ID 14489 Rev 2
47/64
Temperature sensor
STMPE811
TEMP_DATA
11
10
Temperature data
9
TEMPERATURE
Address:
0x61
Type:
Reset:
0x00
Description:
Temperature data access port
[11:0] TEMPERATURE: Temperature reading

Absolute temperature
= ( VIO * temperature [11:0] ) / 7.51 (12-bit ADC)
= ( VIO * temperature [9:0] ) / 7.51 (10-bit ADC)
Note that VIO is used as a reference in temperature acquisition.
Variations in VIO will directly affect the accuracy of temperature acquired.
TEMP_TH
11
Temperature threshold
10
TEMP_TH
Address:
0x62
Type:
R/W
Reset:
0x00
Description:
Threshold for temperature controlled interrupt
[11:0] TEMP_TH: temperature threshold
48/64
Doc ID 14489 Rev 2
STMPE811
13
GPIO controller
GPIO controller
A total of 8 GPIOs are available in the STMPE811 port expander device. Most of the GPIOs
share physical pins with some alternate functions. The GPIO controller contains the
registers that allow the host system to configure each of the pins into either a GPIO, or one
of the alternate functions. Unused GPIOs should be configured as outputs to minimize
power consumption.
A group of registers are used to control the exact function of each of the 8 GPIOs. The
registers and their respective addresses are listed in the following table.
Table 18.
GPIO control registers
Address
Size
Register name
Function
(bit)
0x10
GPIO_SET_PIN
Set pin register
0x11
GPIO_CLR_PIN
Clear pin state
0x12
GPIO_MP_STA
Monitor pin state
0x13
GPIO_DIR
Set pin direction
0x14
GPIO_ED
Edge detect status
0x15
GPIO_RE
Rising edge detection

enable
0x16
GPIO_FE
Falling edge detection

enable
0x17
GPIO_ALT_FUNCT
All GPIO registers are named as GPIO-x, where x represents the functional group.
GPIO-7
GPIO-6
GPIO-5
GPIO-4
GPIO-3
GPIO-2
GPIO-1
GPIO-0
Doc ID 14489 Rev 2
49/64
GPIO controller
STMPE811
GPIO_SET_PIN
Address:
0x10
Type:
R/W
Reset:
0x00
Description:
GPIO set pin register.
GPIO set pin register
Writing 1 to this bit causes the corresponding GPIO to go to 1 state.

Writing 0 has no effect.
GPIO_CLR_PIN
Clear pin state register
Address:
0x11
Type:
R/W
Reset:
0x00
Description:
GPIO clear pin state register.

Writing 1 to this bit causes the corresponding GPIO to go to 0 state.
Writing 0 has no effect.
GPIO_MP_STA
GPIO monitor pin state register
Address:
0x12
Type:
R/W
Reset:
0x00
Description:
GPIO monitor pin state.

Reading this bit yields the current state of the bit. Writing has no effect.
GPIO_DIR
GPIO set pin direction
Address:
0x13
Type:
R/W
Reset:
0x00
Description:
GPIO set pin direction register.

Writing 0 sets the corresponding GPIO to input state, and 1 sets it to output state.
All bits are 0 on reset.
50/64
Doc ID 14489 Rev 2
STMPE811
GPIO controller
GPIO_ED_STA
GPIO edge detect status
Address:
0x14
Type:
R/W
Reset:
0x00
Description:
GPIO edge detect status register. An edge transition has been detected.
GPIO_RE
Rising edge register
Address:
0x15
Type:
R/W
Reset:
0x00
Description:
GPIO rising edge detection enable register.

Setting this bit to 1 would enable the detection of the rising edge transition.
The detection would be reflected in the GPIO edge detect status register.
GPIO_FE
Falling edge detection enable register
Address:
0x16
Type:
R/W
Reset:
0x00
Description:
Setting this bit to 1 would enable the detection of the falling edge transition.
The detection would be reflected in the GPIO edge detect status register.
GPIO_ALT_FUNCT
Address:
0x17
Type:
R/W
Reset:
0x0F
Description:
Alternate function register. "0 sets the corresponding pin to function as touch
screen/ADC, and 1 sets it into GPIO mode.
13.0.1
Power supply
The STMPE811 GPIO operates from a separate supply pin (VIO). This dedicated supply pin
provides a level-shifting feature to the STMPE811. The GPIO remains valid until VIO is
removed.
The host system may choose to turn off Vcc supply while keeping VIO supplied. However it is
not allowed to turn off supply to VIO, while keeping the Vcc supplied.
The touch screen is always powered by VIO. For better resolution and noise immunity, VIO
above 2.8 V is advised.
Doc ID 14489 Rev 2
51/64
GPIO controller
13.0.2
STMPE811
Power-up reset (POR)

The STMPE811 is equipped with an internal POR circuit that holds the device in reset state,
until the VIO supply input is valid. The internal POR is tied to the VIO supply pin.
On power-up reset, all GPIOs are set as input.
52/64
Doc ID 14489 Rev 2
STMPE811
14
Maximum rating
Maximum rating
Stressing the device above the ratings listed in the Absolute maximum ratings table may
cause permanent damage to the device. These are stress ratings only, and operation of the
device at these or any other conditions above those indicated in the operating sections of
this specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect the devices reliability.
Table 19.
Absolute maximum ratings
Symbol
Parameter
Value
Unit
VCC
Supply voltage
4.5
VIO
GPIO supply voltage
4.5
ESD
ESD protection on each GPIO pin (air discharge)
kV
Operating temperature
-40 - 85
Storage temperature
-65 - 155
96
C/W
T
TSTG
TJ
Thermal resistance junction-ambient
Doc ID 14489 Rev 2
53/64
Maximum rating
STMPE811
14.1
Recommended operating conditions
Table 20.
Power consumption
Value
Symbol
Vcc
Parameter
Test condition
Unit
Min
Typ
Max
1.65
3.6
1.65
3.6
Core supply current
Touch screen
controller at 100 Hz
sampling
VCC= 1.8 3.3 V
0.5
1.0
I/O supply current
Touch screen
sampling
VIO = 1.8 V
0.8
1.2
mA
I/O supply current
Touch screen
sampling
VIO = 3.3 V
2.0
2.8
mA
Core supply current
Hibernate state, no
I2C/SPI activity
VCC = 1.8 V
0.5
Hibernate state, no
I2C/SPI activity
VIO = 1.8 3.3 V
0.5
Hibernate state, no
I2C/SPI activity
VIO = 3.3 V
1.0
3.0
Core supply voltage

Vio >= Vcc
VIO
ICC-active
IIO-active
IIO-active
ICC-
I/O supply voltage
hibernate
IIO-hibernate I/O supply current
54/64
Doc ID 14489 Rev 2
STMPE811
15
Electrical specifications
Table 21.
DC electrical characteristics (-40 C to 85 C) all GPIOs comply to JEDEC

standard JESD-8-7)
Value
Symbol
Parameter
Test condition
Unit
Min
Typ
Max
VIL
Input voltage low state
VIO = 1.8 3.3 V
-0.3 V
0.20 VIO
VIH
Input voltage high state
VIO = 1.8 3.3 V
0.80 VIO
VIO + 0.3 V
VOL
Output voltage low state VIO = 1.8 V,

IOL = 4 mA
Output voltage high
VIO = 3.3 V,
state
IOL = 8 mA
-0.3 V
0.15 VIO
0.85 VIO
-0.3 V
0.15 VCC
0.85 VCC
VCC +0.3V
VOH
VOL
Output voltage low state VCC = 1.8 V,
(I2C/SPI)
IOL = 4 mA
VCC = 3.3 V,
VOH
Output voltage high
2
I
state
OL = 8 mA
(I C/SPI)
Table 22.
AC electrical characteristics (-40 C to 85 C)

Value
Symbol
Parameter
Test condition
CLKI2Cmax I2C maximum SCLK

CLKSPImax SPI maximum clock
Unit
Min
Typ
Max
VIO = 1.8 - 3.3 V
400
kHz
VIO = 1.8 V
800
kHz
VIO = 3.3 V
1000
kHz
Doc ID 14489 Rev 2
55/64
Table 23.
STMPE811
ADC specification (-40 C to 85 C)

Value
Parameter
Test condition
Unit
Min
Typ
Max
Full-scale input span
Vref
Absolute input range
VCC +0.2
Input capacitance
25
pF
Leakage current
0.1
Resolution
12
Bits
Bits
No missing codes
11
Integral linearity error
Bits
Offset error
LSB
Gain error
14
18
LSB
70
Vrms
Power supply rejection ratio
50
dB
Throughput rate
180
ksps
Noise
Including internal Vref
Table 24.
Switch drivers specification

Value
Parameter
Test condition
Unit
Min
Typ
Max
ON resistance X+, Y+
5.5
ON resistance X-, Y-
7.3
50
mA
Drive current
Table 25.
Duration 100 ms
Voltage reference specification

Value
Parameter
Test condition
Typ
Max
2.45
2.50
2.55
25
Ppm/C
Internal reference ON
300
Internal reference OFF
Internal reference voltage

Internal reference drift
Output impedance
56/64
Unit
Min
Doc ID 14489 Rev 2
STMPE811
16
Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK packages, depending on their level of environmental compliance. ECOPACK
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.
Doc ID 14489 Rev 2
57/64
STMPE811
Figure 12. Package outline for QFN16 (3 x 3 x 1 mm) - 0.50 pitch
7185330_F
1. Drawing not to scale.
58/64
Doc ID 14489 Rev 2
STMPE811

Table 26.
Package mechanical data for QFN16 (3 x 3 x 1 mm) - 0.50 pitch

Millimeters
Symbol
Min
Typ
Max
0.80
0.90
1.00
A1
0.02
0.05
A3
0.20
0.18
0.25
0.30
2.85
3.00
3.15
D1
1.50
D2
See exposed pad variation
2.85
3.00
3.15
E1
1.50
E2
See exposed pad variation
0.45
0.50
0.55
0.30
0.40
0.50
ddd
0.05
Table 27.
Exposed pad variation

Millimeters
Symbol
Min
Typ
Max
D2
1.70
1.80
1.90
E2
1.70
1.80
1.90
Doc ID 14489 Rev 2
59/64
STMPE811
Figure 13. Recommended footprint
Table 28.
Footprint dimensions
Millimeters
Symbol
60/64
Min
Typ
Max
3.8
3.8
0.5
0.3
0.8
1.5
0.35
Doc ID 14489 Rev 2
STMPE811

Figure 14. Carrier tape for QFN16 (3 x 3 x 1 mm) - 0.50 pitch
7875978
Doc ID 14489 Rev 2
61/64
STMPE811
Figure 15. Reel information for QFN16 (3 x 3 x 1 mm) - 0.50 pitch
7875978_14
62/64
Doc ID 14489 Rev 2
STMPE811
17
Revision history
Revision history
Table 29.
Document revision history
Date
Revision
09-Jun-2008
Initial release.
Document status promoted from preliminary data to datasheet.

Modified: title and package silhouette in the cover page.
Section 6: STMPE811 registers, Section 7: System and identification
registers, Section 10: Touch screen controller and Section 13: GPIO
controller: content reworked to improve readability, no technical
changes.
Updated: Figure 6, Table 3, Section 14: Maximum rating and
Section 16: Package mechanical data.
22-Apr-2009
Changes
Doc ID 14489 Rev 2
63/64
STMPE811
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (ST) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to STs terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN STS TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USERS OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com
64/64
Doc ID 14489 Rev 2

Stmpe811 Datasheet

Uploaded by

Copyright:

Available Formats

Stmpe811 Datasheet

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Stmpe811 Datasheet

Uploaded by

Copyright:

Available Formats

STMPE811

Advanced resistive touch screen controller

1.8 - 3.3 V operating voltage

Integrated 4-wire touch screen controller

Interrupt output pin

Wakeup feature on each I/O

SPI and I2C interface

Up to 2 devices sharing the same bus in

8-input 12-bit ADC

128-depth buffer touch screen controller

Touch screen movement detection algorithm

25 kV air-gap ESD protection (system level)

4 kV HBM ESD protection (device level)

Portable media players

Mobile and smartphones

Tape and reel

Doc ID 14489 Rev 2

STMPE811 functional overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Pin configuration and functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

I2C and SPI interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

SPI protocol definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Termination of data transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

SPI timing modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

SPI timing definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

System and identification registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Touch screen controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Driver and switch control unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Touch screen controller programming sequence . . . . . . . . . . . . . . . . 45

Doc ID 14489 Rev 2

Power-up reset (POR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Doc ID 14489 Rev 2

Doc ID 14489 Rev 2

STMPE811 functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Doc ID 14489 Rev 2

STMPE811 functional overview

STMPE811 functional overview

I2C and SPI interface

Analog-to-digital converver (ADC)

Touch screen controller (TSC)

Driver and switch control unit

STMPE811 functional block diagram

TSC: Touch screen controller

Doc ID 14489 Rev 2

Pin configuration and functions

Pin configuration and functions

STMPE811 pin configuration (top through view)

I2C/SPI clock (VCC domain)

I2C data/SPI CS (VCC domain)

Supply for touch screen driver and GPIO

3.3 V supply voltage

SPI Data In (VCC domain)

Doc ID 14489 Rev 2

Pin configuration and functions

Pin configuration for IN2, IN3

ADC control 1 bit 1 =

Pin configuration for X+, Y+, X-, YGPIO_AF = 1

ADC control 1 bit 1 = 1