Mitigation of The Transient Recovery Voltage On Generator Circuit Breaker During Generator Fed Faults
Mitigation of The Transient Recovery Voltage On Generator Circuit Breaker During Generator Fed Faults
Mitigation of The Transient Recovery Voltage On Generator Circuit Breaker During Generator Fed Faults
ISSN 2250-3153
(1)
(2)
The total conductance of the arc model during this stage is
calculated using equation (3) and applied in the simulation for
the arc extinguishing stage.
Where; i is the current through the breaker, gm is the
conductivity of mayers model part, gc is the conductivity of
cassies model part, m is the Mayer time constant, c,is the
Cassie time constant, Uc the constant voltage for Cassie arc
model, and po is the constant power of Mayer arc model.
The four sub-models form a combined contact model. Once
the contact receives open signal, each sub-model is activated at
the corresponding time.
III. GENERATOR FED FAULTS
Figure 1 show a generator circuit breaker located between
the generator and the step up transformers. The two key
unique fault current conditions encountered by generator
circuit breakers are shown in Figure 1.
ATP-EMTP simulation package is used to simulate the
generator fed fault, fault at B, of Figure 1.The simulation
network of a generator fed fault by using the Habedank arc
www.ijsrp.org
International Journal of Scientific and Research Publications, Volume 3, Issue 11, November 2013
ISSN 2250-3153
GENCB
v
-
-5
-15
-25
-35
-45
0
10
15
20
25
30
35
[ms]
40
-5
-15
-25
-35
-45
0
10
15
20
25
30
35
[ms]
40
20
10
-10
-20
-30
0
10
15
20
25
30
35
[ms]
40
www.ijsrp.org
International Journal of Scientific and Research Publications, Volume 3, Issue 11, November 2013
ISSN 2250-3153
42
40
38
130 kA 100 kA
60 kA
80 kA
40 kA
TRV ( kV )
36
34
20 kA
32
30
28
26
24
22
Fig.8. the crest value and RRRV of transient recovery voltage of 80KA short
circuit
10
15
20
capacitance ( f )
7000
[V ]
5250
3500
1750
0
-1750
-3500
-5250
-7000
0
10
15
20
25
30
35
40
[ms]
v:XX0020-XX0021
-5
-15
5.0
-25
4.5
-35
-45
5
10
15
20
25
30
35
[ms]
4.0
40
v:XX0020-XX0021
Fig.10.The voltage across the circuit breaker in case of 20kA short circuit and
8.3 nF capacitor
25
[kV]
14
3.5
RRRV ( kV/ f )
3.0
20kA
2.5
2.0
130kA
1.5
1.0
0.5
-8
0.0
0
capacitance( f)
-19
-30
0
10
15
20
25
30
35
[ms]
40
Fig.11.The voltage across the circuit breaker in case of 20kA short circuit and
30 f capacitor
International Journal of Scientific and Research Publications, Volume 3, Issue 11, November 2013
ISSN 2250-3153
Time to crest ( s)
500
20kA
400
300
40kA
200
60kA
80kA
100kA
130kA
100
10
15
20
capacitance ( f)
Fig.
14 the time to crest versus capacitance values at different short circuit current
V. CONCLUSIONS
1. The frequency of oscillations produced at current zero is
reduced as the short circuit current increased.
2. At 80 kA short circuit current a reignation is happened at
first current zero, while the success interruption is
happened at the second current zero, with a terminal
capacitance of 8.3nF.
3. At 100 kA short circuit current the circuit breaker is failed
to interrupt with a terminal capacitor of 8.3nF and 10nF,
while at 130kA short circuit current the circuit breaker is
failed to interrupt with a terminal capacitor of 8.3nF, 10nF
and 20nF.
4. The TRV decreases with increasing the value of the
terminal capacitor.
5. At a certain value of terminal capacitor, the TRV is
increased with increasing the short circuit current.
6. The RRRV decreases with increasing the value of the
terminal capacitor.
7. At a certain value of the terminal capacitor, the RRRV
decreases with decreasing the short circuit current.
REFERENCES
[1] S. Y. Leung, Laurence A. Snider and Cat S. M.
Wong,SF6 Generator Circuit Breaker Modeling,
International Conference on Power Systems Transients
(IPST05) in Montreal, Canada, June 2005, pp. 243-247.
[2] P.H. Shavemaker and L. Van Der Sluis,The Arc Model
Blokset Second IASTED International Conference. Pow.
Eng.Sys, June 2002, pp.1310-1315.
[3] R.P.P.Smeets and W.A. van der Linden, The Testing SF6
Generator Circuit Breakers, IEEE Trans. Pow. Del, vol.
13, October 1998, pp.1188-1193.
[4] Grega Bizak, Peter Zunko and Dusan Povh, Combined
Model of SF6 Circuit Breaker for Use in Digital
Simulation Programs, IEEE Trans. Power Delivery, vol.
19, January 2004, pp.174-180.
[5] G. Ala, M. Inzerillo, An Improved Circuit Breaker Model
in Models Language for ATP-EMTP, IPST99-
www.ijsrp.org