B

PIC24FV32KA304
Data Sheet
20/28/44/48-Pin, General Purpose,
16-Bit Flash Microcontrollers
with XLP Technology
2011 Microchip Technology Inc. DS39995B

Note the following details of the code protection feature on Microchip devices:
Microchip products meet the specification contained in their particular Microchip Data Sheet.
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchips Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device Trademarks

applications and the like is provided only for your convenience The Microchip name and logo, the Microchip logo, dsPIC,
and may be superseded by updates. It is your responsibility to KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART,
ensure that your application meets with your specifications.
PIC32 logo, rfPIC and UNI/O are registered trademarks of
MICROCHIP MAKES NO REPRESENTATIONS OR
Microchip Technology Incorporated in the U.S.A. and other
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
countries.
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION, FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor,
INCLUDING BUT NOT LIMITED TO ITS CONDITION, MXDEV, MXLAB, SEEVAL and The Embedded Control
QUALITY, PERFORMANCE, MERCHANTABILITY OR Solutions Company are registered trademarks of Microchip
FITNESS FOR PURPOSE. Microchip disclaims all liability Technology Incorporated in the U.S.A.
arising from this information and its use. Use of Microchip Analog-for-the-Digital Age, Application Maestro, CodeGuard,
devices in life support and/or safety applications is entirely at dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
the buyers risk, and the buyer agrees to defend, indemnify and ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial
hold harmless Microchip from any and all damages, claims, Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified
suits, or expenses resulting from such use. No licenses are logo, MPLIB, MPLINK, mTouch, Omniscient Code
conveyed, implicitly or otherwise, under any Microchip Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit,
intellectual property rights. PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance,
TSHARC, UniWinDriver, WiperLock and ZENA are
trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
2011, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
ISBN: 978-1-61341-079-0
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Companys quality system processes and procedures
are for its PIC MCUs and dsPIC DSCs, KEELOQ code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchips quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
DS39995B-page 2 2011 Microchip Technology Inc.

PIC24FV32KA304 FAMILY
20/28/44/48-Pin, General Purpose, 16-Bit Flash
Microcontrollers with XLP Technology
Power Management Modes: Analog Features:
Run CPU, Flash, SRAM and Peripherals On 12-Bit, up to 16-Channel Analog-to-Digital Converter:
Doze CPU Clock Runs Slower than Peripherals - 100 ksps conversion rate
Idle CPU Off, Flash, SRAM and Peripherals On - Conversion available during Sleep and Idle
Sleep CPU, Flash and Peripherals Off and SRAM on - Auto-sampling timer-based option for Sleep and
Deep Sleep CPU, Flash, SRAM and Most Peripherals Idle modes
Off; Multiple Autonomous Wake-up Sources - Wake on auto-compare option
Low-Power Consumption: Dual Rail-to-Rail Analog Comparators with
- Run mode currents down to 8 A, typical Programmable Input/Output Configuration
- Idle mode currents down to 2.2 A, typical On-Chip Voltage Reference
- Deep Sleep mode currents down to 20 nA, typical Internal Temperature Sensor
- Real-Time Clock/Calendar currents down to Charge Time Measurement Unit (CTMU):
700 nA, 32 kHz, 1.8V - Used for capacitance sensing, 16 channels
- Watchdog Timer 500 nA, 1.8V typical - Time measurement, down to 200 ps resolution
- Delay/pulse generation, down to 1 ns resolution
High-Performance CPU:
Modified Harvard Architecture Special Microcontroller Features:
Up to 16 MIPS Operation @ 32 MHz Wide Operating Voltage Range:
8 MHz Internal Oscillator with 4x PLL Option and - 1.8V to 3.6V (PIC24F devices)
Multiple Divide Options - 2.0V to 5.5V (PIC24FV devices)
17-Bit by 17-Bit Single-Cycle Hardware Multiplier Low Power Wake-up Sources and Supervisors:
32-Bit by 16-Bit Hardware Divider 16-Bit x 16-Bit - Ultra-Low Power Wake-up (ULPWU) for
Working Register Array Sleep/Deep Sleep
C Compiler Optimized Instruction Set Architecture - Low-Power Watchdog Timer (DSWDT) for
Deep Sleep
Peripheral Features: - Extreme Low-Power Brown-out Reset (DSBOR)
for Deep Sleep, LPBOR for all other modes
Hardware Real-Time Clock and Calendar (RTCC):
System Frequency Range Declaration bits:
- Provides clock, calendar and alarm functions
- Declaring the frequency range optimizes the
- Can run in Deep Sleep mode
current consumption.
- Can use 50/60 Hz power line input as clock source
Standard Watchdog Timer (WDT) with On-Chip,
Programmable 32-bit Cyclic Redundancy Check
Low-Power RC Oscillator for Reliable Operation
(CRC)
Multiple Serial Communication modules: Programmable High/Low-Voltage Detect (HLVD)
- Two 3-/4-wire SPI modules Standard Brown-out Reset (BOR) with 3 Programmable
- Two I2C modules with multi-master/slave support Trip Points that can be Disabled in Sleep
- Two UART modules supporting RS-485, RS-232, High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
LIN/J2602, IrDA Flash Program Memory:
Five 16-Bit Timers/Counters with Programmable - Erase/write cycles: 10,000 minimum
Prescaler: - 40 years data retention minimum
- Can be paired as 32-bit timers/counters Data EEPROM:
Three 16-Bit Capture Inputs with Dedicated Timers - Erase/write cycles: 100,000 minimum
Three 16-Bit Compare/PWM Output with Dedicated - 40 years data retention minimum
Timers Fail-Safe Clock Monitor
Configurable Open-Drain Outputs on Digital I/O Pins Programmable Reference Clock Output
Up to Three External Interrupt Sources Self-Programmable under Software Control
In-Circuit Serial Programming (ICSP) and
In-Circuit Debug (ICD) via 2 Pins
2011 Microchip Technology Inc. DS39995B-page 3

Compare/PWM
12-Bit A/D (ch)

Memory
Comparators
CTMU (ch)
UART w/
Capture
Output
Timers
16-Bit
RTCC
IrDA
Input
I2C
Program
Pins
PIC24F
EE Data
SPI
(bytes)
(bytes)
(bytes)
SRAM
Flash
Device
PIC24FV16KA301 20 16K 2K 512 5 3 3 2 2 2 12 3 12 Y

/PIC24F16KA301
PIC24FV32KA301 20 32K 2K 512 5 3 3 2 2 2 12 3 12 Y
/PIC24F32KA301
PIC24FV16KA302 28 16K 2K 512 5 3 3 2 2 2 13 3 13 Y
/PIC24F16KA302
PIC24FV32KA302 28 32K 2K 512 5 3 3 2 2 2 13 3 13 Y
/PIC24F32KA302
PIC24FV16KA304 44 16K 2K 512 5 3 3 2 2 2 16 3 16 Y
/PIC24F16KA304
PIC24FV32KA304 44 32K 2K 512 5 3 3 2 2 2 16 3 16 Y
/PIC24F32KA304

Pin Diagrams
20-Pin SPDIP/SSOP/SOIC(1) MCLR/RA5 1 20 VDD
RA0 2 19 VSS
24FVXXKA301
RA1 3 18 RB15
24FXXKA301
RB0 4 17 RB14
RB1 5 16 RB13
RB2 6 15 RB12
RA2 7 14 RA6 OR VCAP
RA3 8 13 RB9
RB4 9 12 RB8
RA4 10 11 RB7
Pin Features
Pin
PIC24FVXXKA301 PIC24FXXKA301
1 MCLR/VPP/RA5 MCLR/VPP/RA5
2 PGEC2/VREF+/CVREF+/AN0/C3INC/SCK2/CN2/RA0 PGEC2/VREF+/CVREF+/AN0/C3INC/SCK2/CN2/RA0
3 PGED2/CVREF-/VREF-/AN1/SDO2/CN3/RA1 PGED2/CVREF-/VREF-/AN1/SDO2/CN3/RA1
4 PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/SDI2/ PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/SDI2/
OC2/CN4/RB0 OC2/CN4/RB0
5 PGEC1/AN3/C1INC/C2INA/U2RX/OC3/CTED12/CN5/RB1 PGEC1/AN3/C1INC/C2INA/U2RX/OC3/CTED12/CN5/RB1
6 AN4/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2 AN4/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
7 OSCI/AN13/C1INB/C2IND/CLKI/CN30/RA2 OSCI/AN13/C1INB/C2IND/CLKI/CN30/RA2
8 OSCO/AN14/C1INA/C2INC/CLKO/CN29/RA3 OSCO/AN14/C1INA/C2INC/CLKO/CN29/RA3
9 PGED3/SOSCI/AN15/U2RTS/CN1/RB4 PGED3/SOSCI/AN15/U2RTS/CN1/RB4
10 PGEC3/SOSCO/SCLKI/U2CTS/CN0/RA4 PGEC3/SOSCO/SCLKI/U2CTS/CN0/RA4
11 U1TX/C2OUT/OC1/IC1/CTED1/INT0/CN23/RB7 U1TX/INT0/CN23/RB7
12 SCL1/U1CTS/C3OUT/CTED10/CN22/RB8 SCL1/U1CTS/C3OUT/CTED10/CN22/RB8
13 SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9 SDA1/T1CK/U1RTS/IC2/CTED4/CN21/RB9
14 VCAP C2OUT/OC1/IC1/CTED1/INT2/CN8/RA6
15 AN12/LVDIN/SCK1/SS2/IC3/CTED2/INT2/CN14/RB12 AN12/LVDIN/SCK1/SS2/IC3/CTED2/CN14/RB12
16 AN11/SDO1/OCFB/CTPLS/CN13/RB13 AN11/SDO1/OCFB/CTPLS/CN13/RB13
17 CVREF/AN10/C3INB/RTCC/SDI1/C1OUT/OCFA/CTED5/INT1/ CVREF/AN10/C3INB/RTCC/SDI1/C1OUT/OCFA/CTED5/INT1/
CN12/RB14 CN12/RB14
18 AN9/C3INA/SCL2/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15 AN9/C3INA/SCL2/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
19 VSS/AVSS VSS/AVSS
20 VDD/AVDD VDD/AVDD
Legend: Pin numbers in bold indicate pin function differences between PIC24FV and PIC24F devices.
Note 1: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant.

Pin Diagrams
28-Pin SPDIP/SSOP/SOIC(1,2)
MCLR/RA5 1 28 VDD
RA0 2 27 VSS
RA1 3 26 RB15
PIC24FVXXKA302
RB0 4 25 RB14
PIC24FXXKA302
RB1 5 24 RB13
RB2 6 23 RB12
RB3 7 22 RB11
VSS 8 21 RB10
RA2 9 20 RA6 OR VCAP
RA3 10 19 RA7
RB4 11 18 RB9
RA4 12 17 RB8
VDD 13 16 RB7
RB5 14 15 RB6
Pin Features
Pin
2 VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0 VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0
3 CVREF-/VREF-/AN1/CN3/RA1 CVREF-/VREF-/AN1/CN3/RA1
4 PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0 PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0
5 PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1 PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1
6 AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2 AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
7 AN5/C1INA/C2INC/SCL2/CN7/RB3 AN5/C1INA/C2INC/SCL2/CN7/RB3
8 VSS VSS
9 OSCI/AN13/CLKI/CN30/RA2 OSCI/AN13/CLKI/CN30/RA2
10 OSCO/AN14/CLKO/CN29/RA3 OSCO/AN14/CLKO/CN29/RA3
11 SOSCI/AN15/U2RTS/CN1/RB4 SOSCI/AN15/U2RTS/CN1/RB4
12 SOSCO/SCLKI/U2CTS/CN0/RA4 SOSCO/SCLKI/U2CTS/CN0/RA4
13 VDD VDD
14 PGED3/ASDA(1)/SCK2/CN27/RB5 PGED3/ASDA(1)/SCK2/CN27/RB5
15 PGEC3/ASCL(1)/SDO2/CN24/RB6 PGEC3/ASCL(1)/SDO2/CN24/RB6
16 U1TX/C2OUT/OC1/INT0/CN23/RB7 U1TX/INT0/CN23/RB7
19 SDI2/IC1/CTED3/CN9/RA7 SDI2/IC1/CTED3/CN9/RA7
20 VCAP C2OUT/OC1/CTED1/INT2/CN8/RA6
21 PGED2/SDI1/OC3/CTED11/CN16/RB10 PGED2/SDI1/OC3/CTED11/CN16/RB10
22 PGEC2/SCK1/OC2/CTED9/CN15/RB11 PGEC2/SCK1/OC2/CTED9/CN15/RB11
23 AN12/LVDIN/SS2/IC3/CTED2/INT2/CN14/RB12 AN12/LVDIN/SS2/IC3/CTED2/CN14/RB12
25 CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/RB14 CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/
RB14
26 AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15 AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
Note 1: Alternative multiplexing for SDA1(ASDA1) and SCL1 (ASCL1) when the I2CSEL Configuration bit is set.
2: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant

Pin Diagrams
28-Pin QFN(1,2,3)
MCLR/RA5
RB15
RB14
RA1
RA0
VDD
VSS
28 27 26 25 24 23 22
RB0 1 21 RB13
RB1 2 20 RB12
RB2 3 24FVXXKA302 19 RB11
RB3 4 18 RB10
24FXXKA302
VSS 5 17 RA6 OR VCAP
RA2 6 16 RA7
RA3 7 15 RB9
8 9 10 11 12 13 14
RB8
RB4
RA4
VDD
RB5
RB6
RB7
Pin Features
Pin
1 PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0 PGED1/AN2/ULPWU/CTCMP/C1IND/C2INB/C3IND/U2TX/CN4/RB0
2 PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1 PGEC1/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1
3 AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2 AN4/C1INB/C2IND/SDA2/T5CK/T4CK/U1RX/CTED13/CN6/RB2
5 VSS VSS
10 VDD VDD
11 PGED3/ASDA1(2)/SCK2/CN27/RB5 PGED3/ASDA1(2)/SCK2/CN27/RB5
12 PGEC3/ASCL1(2)/SDO2/CN24/RB6 PGEC3/ASCL1(2)/SDO2/CN24/RB6
13 U1TX/C2OUT/OC1/INT0/CN23/RB7 U1TX/INT0/CN23/RB7
16 SDI2/IC1/CTED3/CN9/RA7 SDI2/IC1/CTED3/CN9/RA7
17 VCAP C2OUT/OC1/CTED1/INT2/CN8/RA6
18 PGED2/SDI1/OC3/CTED11/CN16/RB10 PGED2/SDI1/OC3/CTED11/CN16/RB10
19 PGEC2/SCK1/OC2/CTED9/CN15/RB11 PGEC2/SCK1/OC2/CTED9/CN15/RB11
20 AN12/LVDIN/SS2/IC3/CTED2/INT2/CN14/RB12 AN12/LVDIN/SS2/IC3/CTED2/CN14/RB12
22 CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/ CVREF/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/
RB14 RB14
23 AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15 AN9/C3INA/T3CK/T2CK/REFO/SS1/CTED6/CN11/RB15
27 VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0 VREF+/CVREF+/AN0/C3INC/CTED1/CN2/RA0
Note 1: Exposed pad on underside of device is connected to VSS.
2: Alternative multiplexing for SDA1 (ASDA1) and SCL1 (ASCL1) when the I2CSEL Configuration bit is set.
3: PIC24F32KA304 device pins have a maximum voltage of 3.6V and are not 5V tolerant.

Pin Diagrams
Pin Features
Pin
44-Pin TQFP/QFN(1,2,3)
1 SDA1/T1CK/U1RTS/CTED4/CN21/ SDA1/T1CK/U1RTS/CTED4/CN21/
RB9 RB9
2 U1RX/CN18/RC6 U1RX/CN18/RC6
3 U1TX/CN17/RC7 U1TX/CN17/RC7
RC5
RC4
RC3
RB8
RB7
RB6
RB5
RA9
RA4
VDD
4 OC2/CN20/RC8 OC2/CN20/RC8
VSS
5 IC2/CTED7/CN19/RC9 IC2/CTED7/CN19/RC9
44
43
42
41
40
39
38
37
36
35
34
6 IC1/CTED3/CN9/RA7 IC1/CTED3/CN9/RA7
RB9 1 33 RB4
RC6 2 32 RA8 7 VCAP C2OUT/OC1/CTED1/INT2/CN8/RA6
RC7 3 31 RA3 8 PGED2/SDI1/CTED11/CN16/RB10 PGED2/SDI1/CTED11/CN16/RB10
RC8 4 30 RA2
RC9 5 PIC24FVXXKA304 29 VSS 9 PGEC2/SCK1/CTED9/CN15/RB11 PGEC2/SCK1/CTED9/CN15/RB11
RA7 6 28 VDD 10 AN12/LVDIN/CTED2/INT2/CN14/ AN12/LVDIN/CTED2/CN14/RB12
RA6 OR VCAP 7 PIC24FXXKA304 27 RC2 RB12
RB10 8 26 RC1
RB11 RC0 11 AN11/SDO1/CTPLS/CN13/RB13 AN11/SDO1/CTPLS/CN13/RB13
9 25
RB12 10 24 RB3 12 OC3/CN35/RA10 OC3/CN35/RA10
RB13 11 23 RB2
12
13
14
15
16
17
18
19
20
21
22
14 CVREF/AN10/C3INB/RTCC/ CVREF/AN10/C3INB/RTCC/
MCLR/RA5
RA0
RA1
RB1
RB0
VSS
RA10
VDD
RA11
RB14
RB15
C1OUT/OCFA/CTED5/INT1/CN12/ C1OUT/OCFA/CTED5/INT1/CN12/
RB14 RB14
15 AN9/C3INA/T3CK/T2CK/REFO/ AN9/C3INA/T3CK/T2CK/REFO/
SS1/CTED6/CN11/RB15 SS1/CTED6/CN11/RB15
19 VREF+/CVREF+/AN0/C3INC/ VREF+/CVREF+/AN0/C3INC/CN2/
CTED1/CN2/RA0 RA0
21 PGED1/AN2/ULPWU/CTCMP/ PGED1/AN2/ULPWU/CTCMP/C1IND/
C1IND/C2INB/C3IND/U2TX/CN4/RB0 C2INB/C3IND/U2TX/CN4/RB0
22 PGEC1/AN3/C1INC/C2INA/U2RX/ PGEC1/AN3/C1INC/C2INA/U2RX/
CTED12/CN5/RB1 CTED12/CN5/RB1
23 AN4/C1INB/C2IND/SDA2/T5CK/ AN4/C1INB/C2IND/SDA2/T5CK/
T4CK/CTED13/CN6/RB2 T4CK/CTED13/CN6/RB2
24 AN5/C1INA/C2INC/SCL2/CN7/ AN5/C1INA/C2INC/SCL2/CN7/RB3
RB3
25 AN6/CN32/RC0 AN6/CN32/RC0
28 VDD VDD
29 VSS VSS
32 OCFB/CN33/RA8 OCFB/CN33/RA8
Legend: Pin numbers in bold indicate pin
function differences between
35 SS2/CN34/RA9 SS2/CN34/RA9
PIC24FV and PIC24F devices.
36 SDI2/CN28/RC3 SDI2/CN28/RC3
Note 1: Exposed pad on underside of device
is connected to VSS. 37 SDO2/CN25/RC4 SDO2/CN25/RC4
2: Alternative multiplexing for SDA1 38 SCK2/CN26/RC5 SCK2/CN26/RC5
(ASDA1) and SCL1 (ASCL1) when 39 VSS VSS
the I2CSEL Configuration bit is set. 40 VDD VDD
3: PIC24F32KA304 device pins have a 41 PGED3/ASDA1(2)/CN27/RB5 PGED3/ASDA1(2)/CN27/RB5
maximum voltage of 3.6V and are not 42 PGEC3/ASCL1(2)/CN24/RB6 PGEC3/ASCL1(2)/CN24/RB6
5V tolerant.
43 INT0/CN23/RB7 INT0/CN23/RB7
44 SCL1/U1CTS/C3OUT/CTED10/ SCL1/U1CTS/C3OUT/CTED10/
CN22/RB8 CN22/RB8

Pin Diagrams
Pin Features
Pin
48-Pin UQFN(1,2,3) PIC24FVXXKA304 PIC24FXXKA304
1 SDA1/T1CK/U1RTS/CTED4/CN21/RB9 SDA1/T1CK/U1RTS/CTED4/CN21/
RB9
2 U1RX/CN18/RC6 U1RX/CN18/RC6
3 U1TX/CN17/RC7 U1TX/CN17/RC7
RC5
RC4
RC3
RB8
RB7
RB6
RB5
RA9
RA4
VDD
VSS
n/c
4 OC2/CN20/RC8 OC2/CN20/RC8
5 IC2/CTED7/CN19/RC9 IC2/CTED7/CN19/RC9
47
41
46
45
44
43
42
40
39
38
48
37
RB9 1 36 RB4 6 IC1/CTED3/CN9/RA7 IC1/CTED3/CN9/RA7
RC6 2 35 RA8
RC7 3 34 RA3 7 VCAP INT2/RA6
RC8 4 33 RA2 8 n/c n/c
RC9 5 32 n/c
RA7 6 PIC24FVXXKA304 31 VSS 9 PGED2/SDI1/CTED11/CN16/RB10 PGED2/SDI1/CTED11/CN16/RB10
RA6 7 30 VDD 10 PGEC2/SCK1/CTED9/CN15/RB11 PGEC2/SCK1/CTED9/CN15/RB11
n/c PIC24FXXKA304
8 29 RC2
RB10 9 28 RC1 11 AN12/LVDIN/CTED2/INT2/CN14/RB12 AN12/LVDIN/CTED2/CN14/RB12
RB11 10 27 RC0 12 AN11/SDO1/CTPLS/CN13/RB13 AN11/SDO1/CTPLS/CN13/RB13
RB12 11 26 RB3
RB13 12 25 RB2 13 OC3/CN35/RA10 OC3/CN35/RA10
20
21
22
23
24
13
14
15
16
17
18
19
15 CVREF/AN10/C3INB/RTCC/ CVREF/AN10/C3INB/RTCC/C1OUT/
RA10
RA11
RB14
RB15
VDD/AVDD
MCLR/RA5
RA0
RA1
RB0
RB1
n/c
VSS/AVSS
C1OUT/OCFA/CTED5/INT1/CN12/RB14 OCFA/CTED5/INT1/CN12/RB14
16 AN9/C3INA/T3CK/T2CK/REFO/ AN9/C3INA/T3CK/T2CK/REFO/
SS1/CTED6/CN11/RB15 SS1/CTED6/CN11/RB15
19 MCLR/RA5 MCLR/RA5
20 n/c n/c
21 VREF+/CVREF+/AN0/C3INC/ VREF+/CVREF+/AN0/C3INC/
CTED1/CN2/RA0 CTED1/CN2/RA0
23 PGED1/AN2/ULPWU/CTCMP/C1IND/ PGED1/AN2/ULPWU/CTCMP/C1IND/
C2INB/C3IND/U2TX/CN4/RB0 C2INB/C3IND/U2TX/CN4/RB0
24 PGEC1/AN3/C1INC/C2INA/U2RX/ PGEC1/AN3/C1INC/C2INA/U2RX/
CTED12/CN5/RB1 CTED12/CN5/RB1
25 AN4/C1INB/C2IND/SDA2/T5CK/ AN4/C1INB/C2IND/SDA2/T5CK/
T4CK/CTED13/CN6/RB2 T4CK/CTED13/CN6/RB2
30 VDD VDD
31 VSS VSS
32 n/c n/c
35 OCFB/CN33/RA8 OCFB/CN33/RA8
Legend: Pin numbers in bold indicate pin func- 37 SOSCO/SCLKI/U2CTS/CN0/RA4 SOSCO/SCLKI/U2CTS/CN0/RA4
tion differences between PIC24FV and 38 SS2/CN34/RA9 SS2/CN34/RA9
PIC24F devices. 39 SDI2/CN28/RC3 SDI2/CN28/RC3
Note 1: Exposed pad on underside of device is 40 SDO2/CN25/RC4 SDO2/CN25/RC4
connected to VSS. 41 SCK2/CN26/RC5 SCK2/CN26/RC5
2: Alternative multiplexing for SDA1 42 VSS VSS
(ASDA1) and SCL1 (ASCL1) when the
43 VDD VDD
I2CSEL Configuration bit is set.
44 n/c n/c
3: PIC24F32KA3XX device pins have a
maximum voltage of 3.6V and are not 45 PGED3/ASDA1(2)/CN27/RB5 PGED3/ASDA1(2)/CN27/RB5
(2)
5V tolerant. 46 PGEC3/ASCL1 /CN24/RB6 PGEC3/ASCL1(2)/CN24/RB6
47 C2OUT/OC1/INT0/CN23/RB7 C2OUT/OC1/INT0/CN23/RB7
48 SCL1/U1CTS/C3OUT/CTED10/ SCL1/U1CTS/C3OUT/CTED10/
CN22/RB8 CN22/RB8

Table of Contents
1.0 Device Overview ........................................................................................................................................................................ 13
2.0 Guidelines for Getting Started with 16-Bit Microcontrollers ........................................................................................................ 25
3.0 CPU ........................................................................................................................................................................................... 31
4.0 Memory Organization ................................................................................................................................................................. 37
5.0 Flash Program Memory .............................................................................................................................................................. 59
6.0 Data EEPROM Memory ............................................................................................................................................................. 67
7.0 Resets ........................................................................................................................................................................................ 73
8.0 Interrupt Controller ..................................................................................................................................................................... 79
9.0 Oscillator Configuration ............................................................................................................................................................ 117
10.0 Power-Saving Features ............................................................................................................................................................ 127
11.0 I/O Ports ................................................................................................................................................................................... 139
12.0 Timer1 ..................................................................................................................................................................................... 143
13.0 Timer2/3 and Timer4/5 ............................................................................................................................................................. 145
14.0 Input Capture with Dedicated Timers ....................................................................................................................................... 151
15.0 Output Compare with Dedicated Timers .................................................................................................................................. 155
16.0 Serial Peripheral Interface (SPI)............................................................................................................................................... 165
17.0 Inter-Integrated Circuit (I2C) .............................................................................................................................................. 173
18.0 Universal Asynchronous Receiver Transmitter (UART) ........................................................................................................... 181
19.0 Real-Time Clock and Calendar (RTCC) .................................................................................................................................. 189
20.0 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator ........................................................................................ 203
21.0 High/Low-Voltage Detect (HLVD)............................................................................................................................................. 209
22.0 12-Bit A/D Converter with Threshold Detect ............................................................................................................................ 211
23.0 Comparator Module.................................................................................................................................................................. 225
24.0 Comparator Voltage Reference................................................................................................................................................ 229
25.0 Charge Time Measurement Unit (CTMU) ................................................................................................................................ 231
26.0 Special Features ...................................................................................................................................................................... 239
27.0 Development Support............................................................................................................................................................... 251
28.0 Instruction Set Summary .......................................................................................................................................................... 255
29.0 Electrical Characteristics .......................................................................................................................................................... 263
30.0 Packaging Information.............................................................................................................................................................. 289
Appendix A: Revision History............................................................................................................................................................. 311
Index .................................................................................................................................................................................................. 313
The Microchip Web Site ..................................................................................................................................................................... 317
Customer Change Notification Service .............................................................................................................................................. 317
Customer Support .............................................................................................................................................................................. 317
Reader Response .............................................................................................................................................................................. 318
Product Identification System............................................................................................................................................................. 319

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We
welcome your feedback.
Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current
devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision
of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
Microchips Worldwide Web site; http://www.microchip.com
Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are
using.
Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW 1.1.2 POWER-SAVING TECHNOLOGY
This document contains device-specific information for All of the devices in the PIC24FV32KA304 family
the following devices: incorporate a range of features that can significantly
reduce power consumption during operation. Key
PIC24FV16KA301, PIC24F16KA301 features include:
PIC24FV16KA302, PIC24F16KA302
PIC24FV16KA304, PIC24F16KA304 On-the-Fly Clock Switching: The device clock
PIC24FV32KA301, PIC24F32KA301 can be changed under software control to the
PIC24FV32KA302, PIC24F32KA302 Timer1 source or the internal, low-power RC
PIC24FV32KA304, PIC24F32KA304 oscillator during operation, allowing users to
incorporate power-saving ideas into their software
The PIC24FV32KA304 family introduces a new line of designs.
extreme low-power Microchip devices. This is a 16-bit
Doze Mode Operation: When timing-sensitive
microcontroller family with a broad peripheral feature
applications, such as serial communications,
set and enhanced computational performance. This
require the uninterrupted operation of peripherals,
family also offers a new migration option for those
the CPU clock speed can be selectively reduced,
high-performance applications, which may be
allowing incremental power savings without
outgrowing their 8-bit platforms, but do not require the
missing a beat.
numerical processing power of a digital signal
Instruction-Based Power-Saving Modes: There
processor.
are three instruction-based power-saving modes:
- Idle Mode: The core is shut down while leaving
1.1 Core Features the peripherals active.
1.1.1 16-BIT ARCHITECTURE - Sleep Mode: The core and peripherals that
require the system clock are shut down, leaving
Central to all PIC24F devices is the 16-bit modified
the peripherals that use their own clock, or the
Harvard architecture, first introduced with Microchips
clock from other devices, active.
dsPIC digital signal controllers. The PIC24F CPU core
- Deep Sleep Mode: The core, peripherals
offers a wide range of enhancements, such as:
(except RTCC and DSWDT), Flash and SRAM
16-bit data and 24-bit address paths with the are shut down.
ability to move information between data and
memory spaces 1.1.3 OSCILLATOR OPTIONS AND
Linear addressing of up to 12 Mbytes (program FEATURES
space) and 64 Kbytes (data)
The PIC24FV32KA304 family offers five different
A 16-element working register array with built-in oscillator options, allowing users a range of choices in
software stack support developing application hardware. These include:
A 17 x 17 hardware multiplier with support for
integer math Two Crystal modes using crystals or ceramic
resonators.
Hardware support for 32-bit by 16-bit division
Two External Clock modes offering the option of a
An instruction set that supports multiple
divide-by-2 clock output.
addressing modes and is optimized for high-level
languages, such as C Two fast internal oscillators (FRCs): One with a
nominal 8 MHz output and the other with a
Operational performance up to 16 MIPS
nominal 500 kHz output. These outputs can also
be divided under software control to provide clock
speed as low as 31 kHz or 2 kHz.
A Phase Locked Loop (PLL) frequency multiplier,
available to the External Oscillator modes and the
8 MHz FRC oscillator, which allows clock speeds
of up to 32 MHz.
A separate internal RC oscillator (LPRC) with a
fixed 31 kHz output, which provides a low-power
option for timing-insensitive applications.

The internal oscillator block also provides a stable 1.3 Details on Individual Family
reference source for the Fail-Safe Clock Monitor Members
(FSCM). This option constantly monitors the main clock
source against a reference signal provided by the Devices in the PIC24FV32KA304 family are available
internal oscillator and enables the controller to switch to in 20-pin, 28-pin, 44-pin and 48-pin packages. The
the internal oscillator, allowing for continued low-speed general block diagram for all devices is shown in
operation or a safe application shutdown. Figure 1-1.
The devices are different from each other in four ways:
1.1.4 EASY MIGRATION
1. Flash program memory (16 Kbytes for
Regardless of the memory size, all the devices share PIC24FV16KA devices, 32 Kbytes for
the same rich set of peripherals, allowing for a smooth PIC24FV32KA devices).
migration path as applications grow and evolve.
2. Available I/O pins and ports (18 pins on two
The consistent pinout scheme used throughout the ports for 20-pin devices, 22 pins on two ports for
entire family also helps in migrating to the next larger 28-pin devices and 38 pins on three ports for
device. This is true when moving between devices with 44/48-pin devices).
the same pin count, or even jumping from 20-pin or 3. Alternate SCL and SDA pins are available only
28-pin devices to 44-pin/48-pin devices. in 28-pin, 44-pin and 48-pin devices and not in
The PIC24F family is pin compatible with devices in the 20-pin devices.
dsPIC33 family, and shares some compatibility with the 4. Members of the PIC24FV32KA301 family are
pinout schema for PIC18 and dsPIC30. This extends available as both standard and high-voltage
the ability of applications to grow from the relatively devices. High-voltage devices designated with
simple, to the powerful and complex. an FV in the part number (such as
PIC24FV32KA304), accommodate an operating
1.2 Other Special Features VDD range of 2.0V to 5.5V, and have an
on-board voltage regulator that powers the core.
Communications: The PIC24FV32KA304 family Peripherals operate at VDD. Standard devices,
incorporates a range of serial communication designated by F (such as PIC24F32KA304),
peripherals to handle a range of application function over a lower VDD range of 1.8V to 3.6V.
requirements. There is an I2C module that These parts do not have an internal regulator,
supports both the Master and Slave modes of and both the core and peripherals operate
operation. It also comprises UARTs with built-in directly from VDD.
IrDA encoders/decoders and an SPI module.
Real-Time Clock/Calendar: This module All other features for devices in this family are identical;
implements a full-featured clock and calendar with these are summarized in Table 1-1.
alarm functions in hardware, freeing up timer A list of the pin features available on the
resources and program memory space for use of PIC24FV32KA304 family devices, sorted by function,
the core application. is provided in Table .
12-Bit A/D Converter: This module incorporates
Note: Table 1-1 provides the pin location of
programmable acquisition time, allowing for a
individual peripheral features and not how
channel to be selected and a conversion to be
they are multiplexed on the same pin. This
initiated without waiting for a sampling period, and
information is provided in the pinout
faster sampling speed. The 16-deep result buffer
diagrams on pages 5, 5, 6, 7, 8 and 9 of
can be used either in Sleep to reduce power, or in
the data sheet. Multiplexed features are
Active mode to improve throughput.
sorted by the priority given to a feature,
Charge Time Measurement Unit (CTMU) with the highest priority peripheral being
Interface: The PIC24FV32KA304 family includes listed first.
the new CTMU interface module, which can be
used for capacitive touch sensing, proximity
sensing, and also for precision time measurement
and pulse generation.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FV32KA304 FAMILY
PIC24FV16KA301
PIC24FV32KA301
PIC24FV16KA302
PIC24FV32KA302
PIC24FV16KA304
PIC24FV32KA304
Features
Operating Frequency DC 32 MHz

Program Memory (bytes) 16K 32K 16K 32K 16K 32K
Program Memory (instructions) 5632 11264 5632 11264 5632 11264
Data Memory (bytes) 2048
Data EEPROM Memory (bytes) 512
Interrupt Sources (soft vectors/ 30 (26/4)
NMI traps)
I/O Ports PORTA<5:0> PORTA<7,5:0> PORTA<11:7,5:0>
PORTB<15:12,9:7,4,2:0> PORTB<15:0> PORTB<15:0>
PORTC<9:0>
Total I/O Pins 17 23 38
Timers: Total Number (16-bit) 5
32-Bit (from paired 16-bit timers) 2
Input Capture Channels 3
Output Compare/PWM Channels 3
Input Change Notification Interrupt 16 22 37
Serial Communications: UART 2
SPI (3-wire/4-wire)
I2C 2
12-Bit Analog-to-Digital Module 12 13 16
(input channels)
Analog Comparators 3
Resets (and delays) POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode,
REPEAT Instruction, Hardware Traps, Configuration Word Mismatch
(PWRT, OST, PLL Lock)
Instruction Set 76 Base Instructions, Multiple Addressing Mode Variations
Packages 20-Pin 28-Pin 44-Pin QFN/TQFP
PDIP/SSOP/SOIC SPDIP/SSOP/SOIC/QFN 48-Pin UQFN

TABLE 1-2: DEVICE FEATURES FOR THE PIC24F32KA304 FAMILY
PIC24F16KA301
PIC24F32KA301
PIC24F16KA302
PIC24F32KA302
PIC16F16KA304
PIC24F32KA304
Features
Operating Frequency DC 32 MHz

Program Memory (bytes) 16K 32K 16K 32K 16K 32K
Program Memory (instructions) 5632 11264 5632 11264 5632 11264
Data Memory (bytes) 2048
Data EEPROM Memory (bytes) 512
Interrupt Sources (soft vectors/ 30 (26/4)
NMI traps)
I/O Ports PORTA<6:0>, PORTA<7:0>, PORTA<11:0>,
PORTB<15:12, 9:7, 4, 2:0> PORTB<15:0> PORTB<15:0>,
PORTC<9:0>
Total I/O Pins 18 24 39
Timers: Total Number (16-bit) 5
32-Bit (from paired 16-bit timers) 2
Input Capture Channels 3
Output Compare/PWM Channels 3
Input Change Notification Interrupt 17 23 38
Serial Communications: UART 2
SPI (3-wire/4-wire)
I2C 2
12-Bit Analog-to-Digital Module 12 13 16
(input channels)
Analog Comparators 3
Resets (and delays) POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode,
REPEAT Instruction, Hardware Traps, Configuration Word Mismatch
(PWRT, OST, PLL Lock)
Instruction Set 76 Base Instructions, Multiple Addressing Mode Variations
Packages 20-Pin 28-Pin 44-Pin QFN/TQFP
PDIP/SSOP/SOIC SPDIP/SSOP/SOIC/QFN 48-Pin UQFN

FIGURE 1-1: PIC24FV32KA304 FAMILY GENERAL BLOCK DIAGRAM
Interrupt Data Bus

Controller
16
8 16 16
PSV and Table Data Latch

Data Access
Control Block PCH PCL Data RAM
23 Program Counter Address
Stack Repeat Latch PORTA(1)
Control Control
Logic Logic RA<0:7>
16
23
16
Address Latch Read AGU

Write AGU
Program Memory PORTB(1)
Data EEPROM RB<0:15>
Data Latch
EA MUX 16
Address Bus
Literal Data
24 16 16 PORTC(1)
RC<9:0>
Inst Latch
Inst Register
Instruction
Decode and
Control
Divide
Control Signals Support 16 x 16
17x17 W Reg Array
OSCO/CLKO Timing Power-up Multiplier
OSCI/CLKI Generation Timer
Oscillator
FRC/LPRC Start-up Timer
Oscillators
Power-on 16-Bit ALU
Reset
Precision Watchdog 16
Band Gap Timer
Reference
DSWDT
Voltage BOR
Regulator
VCAP VDD, VSS MCLR
12-Bit
HLVD RTCC Timer1 Timer2/3 Timer4/5 CTMU Comparators
ADC
IC1-3 PWM/ CN1-22(1) SPI1 I2C1 UART1/2

REFO
OC1-3
Note 1: All pins or features are not implemented on all device pinout configurations. See Table 1-3 for I/O port pin
descriptions.

DS39995B-page 18
TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS
F FV
Pin Number Pin Number

Function I/O Buffer Description
28-Pin
20-Pin 28-Pin 20-Pin
20-Pin 28-Pin 44-Pin 48-Pin 20-Pin SPDIP/ 28-Pin 44-Pin 48-Pin
PDIP/SSOP/ SPDIP/SSOP/ PDIP/SSOP/
QFN QFN QFN/TQFP UQFN QFN SSOP/ QFN QFN/TQFP UQFN
SOIC SOIC SOIC
SOIC
AN0 2 19 2 27 19 21 2 19 2 27 19 21 I ANA A/D Analog Inputs

AN1 3 20 3 28 20 22 3 20 3 28 20 22 I ANA
AN2 4 1 4 1 21 23 4 1 4 1 21 23 I ANA
AN3 5 2 5 2 22 24 5 2 5 2 22 24 I ANA
AN4 6 3 6 3 23 25 6 3 6 3 23 25 I ANA
AN5 7 4 24 26 7 4 24 26 I ANA
AN6 25 27 25 27 I ANA
AN7 26 28 26 28 I ANA
AN8 27 29 27 29 I ANA
AN9 18 15 26 23 15 16 18 15 26 23 15 16 I ANA
AN10 17 14 25 22 14 15 17 14 25 22 14 15 I ANA
AN11 16 13 24 21 11 12 16 13 24 21 11 12 I ANA
AN12 15 12 23 20 10 11 15 12 23 20 10 11 I ANA
AN13 7 4 9 6 30 33 7 4 9 6 30 33 I ANA
AN14 8 5 10 7 31 34 8 5 10 7 31 34 I ANA
AN15 9 6 11 8 33 36 9 6 11 8 33 36 I ANA
ASCL1 15 12 42 46 15 12 42 46 I/O I2C Alternate I2C 1 Clock
Input/Output
ASDA1 14 11 41 45 14 11 41 45 I/O I2 C Alternate I2C 1 Data Input/Output
AVDD 20 17 28 25 17 18 20 17 28 25 17 18 I ANA A/D Supply Pins
AVSS 19 16 27 24 16 17 19 16 27 24 16 17 I ANA
C1INA 8 5 7 4 24 26 8 5 7 4 24 26 I ANA Comparator 1 Input A (+)
2011 Microchip Technology Inc.
C1INB 7 4 6 3 23 25 7 4 6 3 23 25 I ANA Comparator 1 Input B (-)

C1INC 5 2 5 2 22 24 5 2 5 2 22 24 I ANA Comparator 1 Input C (+)
C1IND 4 1 4 1 21 23 4 1 4 1 21 23 I ANA Comparator 1 Input D (-)
C1OUT 17 14 25 22 14 15 17 14 25 22 14 15 O Comparator 1 Output
TABLE 1-3: PIC24FV32KA304 FAMILY PINOUT DESCRIPTIONS (CONTINUED)
F FV

28-Pin
SOIC SOIC SOIC
SOIC

CLK I 7 4 9 6 30 33 7 4 9 6 30 33 I ANA Main Clock Input
CLKO 8 5 10 7 31 34 8 5 10 7 31 34 O System Clock Output
CN0 10 7 12 9 34 37 10 7 12 9 34 37 I ST Interrupt-on-Change Inputs
CN1 9 6 11 8 33 36 9 6 11 8 33 36 I ST
CN2 2 19 2 27 19 21 2 19 2 27 19 21 I ST
CN3 3 20 3 28 20 22 3 20 3 28 20 22 I ST
CN4 4 1 4 1 21 23 4 1 4 1 21 23 I ST
CN5 5 2 5 2 22 24 5 2 5 2 22 24 I ST
CN6 6 3 6 3 23 25 6 3 6 3 23 25 I ST
CN7 7 4 24 26 - 7 4 24 26 I ST
CN8 14 11 20 17 7 7 - - - - I ST
CN9 - - 19 16 6 6 - 19 16 6 6 I ST
CN10 - - 27 29 - - - 27 29 I ST
CN11 18 15 26 23 15 16 18 15 26 23 15 16 I ST
CN12 17 14 25 22 14 15 17 14 25 22 14 15 I ST
CN13 16 13 24 21 11 12 16 13 24 21 11 12 I ST
CN14 15 12 23 20 10 11 15 12 23 20 10 11 I ST
CN15 - - 22 19 9 10 - 22 19 9 10 I ST
CN16 - - 21 18 8 9 - 21 18 8 9 I ST
CN17 - - 3 3 - 3 3 I ST
DS39995B-page 19
DS39995B-page 20
F FV

28-Pin
SOIC SOIC SOIC
SOIC
CN18 2 2 2 2 I ST
CN19 - - 5 5 - 5 5 I ST
CN20 - - 4 4 - - 4 4 I ST
CN21 13 10 18 15 1 1 13 10 18 15 1 1 I ST
CN22 12 9 17 14 44 48 12 9 17 14 44 48 I ST
CN23 11 8 16 13 43 47 11 8 16 13 43 47 I ST
CN24 - - 15 12 42 46 - 15 12 42 46 I ST
CN25 - - 37 40 - - - 37 40 I ST
CN26 - - 38 41 - - - 38 41 I ST
CN27 - - 14 11 41 45 - 14 11 41 45 I ST
CN28 - - 36 39 - - - 36 39 I ST
CN29 8 5 10 7 31 34 8 5 10 7 31 34 I ST
CN30 7 4 9 6 30 33 7 4 9 6 30 33 I ST
CN31 - - 26 28 26 28 I ST
CN32 - - 25 27 25 27 I ST
CN33 - - 32 35 32 35 I ST
CN34 - - 35 38 35 38 I ST
CN35 - - 12 13 12 13 I ST
CN36 - - 13 14 13 14 I ST
CVREF 17 14 25 22 14 15 17 14 25 22 14 15 I ANA Comparator Voltage Reference
Output
CVREF+ 2 19 2 27 19 21 2 19 2 27 19 21 I ANA Comparator Reference Positive
Input Voltage
CVREF- 3 20 3 28 20 22 3 20 3 28 20 22 I ANA Comparator Reference Negative

Input Voltage
CTCMP 4 1 4 1 21 23 4 1 4 1 21 23 I ANA CTMU Comparator Input
CTED1 11 11 20 17 7 7 11 8 2 27 19 21 I ST
F FV

28-Pin
SOIC SOIC SOIC
SOIC
CTED2 12 9 17 14 44 48 12 9 17 14 44 48 I ST CTMU Trigger Edge Inputs

CTED3 21 18 8 9 21 18 8 9 I ST
CTED4 5 2 5 2 22 24 5 2 5 2 22 24 I ST
CTED5 6 3 6 3 23 25 6 3 6 3 23 25 I ST
CTED6 15 12 23 20 10 11 15 12 23 20 10 11 I ST
CTED7 19 16 6 6 19 16 6 6 I ST
CTED8 13 10 18 15 1 1 13 10 18 15 1 1 I ST
CTED9 17 14 25 22 14 15 17 14 25 22 14 15 I ST
CTED10 18 15 26 23 15 16 18 15 26 23 15 16 I ST
CTED11 5 5 5 5 I ST
CTED12 13 14 13 14 I ST
CTED13 22 19 9 10 22 19 9 10 I ST
CTPLS 16 13 24 21 11 12 16 13 24 21 11 12 O CTMU Pulse Output
HLVDIN 15 12 23 20 10 11 15 12 23 20 10 11 I ST
IC1 11 11 19 16 6 6 11 8 19 16 6 6 I ST High/Low-Voltage Detect Input
IC2 13 10 18 15 5 5 13 10 18 15 5 5 I ST Input Capture 1 Input
IC3 15 12 23 20 13 14 15 12 23 20 13 14 I ST Input Capture 2 Input
INT0 11 8 16 13 43 47 11 8 16 13 43 47 I ST Input Capture 3 Input
INT1 17 14 25 22 14 15 17 14 25 22 14 15 I ST Interrupt 0 Input
INT2 14 11 20 17 7 7 15 12 23 20 10 11 I ST Interrupt 1 Input
MCLR 1 18 1 26 18 19 1 18 1 26 18 19 I ST Interrupt 2 Input
OC1 11 11 20 17 7 7 11 8 16 13 43 47 O Output Compare/PWM1 Output
OC2 4 1 22 19 4 4 4 1 22 19 4 4 O Output Compare/PWM2 Output
OC3 5 2 21,5 18,2 8,12,22 9,13,24 5 2 21,5 18,2 8,12,22 9,13,24 O Output Compare/PWM3 Output
OCFA 17 14 25 22 14 15 17 14 25 22 14 15 O Output Compare Fault A
OFCB 16 13 24 21 11,32 12,35 16 13 24 21 11,32 12,35 O Output Compare Fault B
DS39995B-page 21
OSCI 7 4 9 6 30 33 7 4 9 6 30 33 I ANA Main Oscillator Input

OSCO 8 5 10 7 31 34 8 5 10 7 31 34 O ANA Main Oscillator Output
PGEC1 5 2 5 2 22 24 5 2 5 2 22 24 I/O ST ICSP Clock 1
PCED1 4 1 4 1 21 23 4 1 4 1 21 23 I/O ST ICSP Data 1
PGEC2 2 19 22,2 19,27 9,19 10,21 2 19 22,2 19,27 9,19 10,21 I/O ST ICSP Clock 2
DS39995B-page 22
F FV

28-Pin
SOIC SOIC SOIC
SOIC
PGED2 3 20 21,3 18,28 8,20 9,22 3 20 21,3 18,28 8,20 9,22 I/O ST ICSP Data 2
PGEC3 10 7 12,15 9,12 34,42 37,46 10 7 12,15 9,12 34,42 37,46 I/O ST ICSP Clock 3
PGED3 9 6 11,14 8,11 33,41 36,45 9 6 11,14 8,11 33,41 36,45 I/O ST ICSP Data 3
RA0 2 19 2 27 19 21 2 19 2 27 19 21 I/O ST PORTA Pins
RA1 3 20 3 28 20 22 3 20 3 28 20 22 I/O ST
RA2 7 4 9 6 30 33 7 4 9 6 30 33 I/O ST
RA3 8 5 10 7 31 34 8 5 10 7 31 34 I/O ST
RA4 10 7 12 9 34 37 10 7 12 9 34 37 I/O ST
RA5 1 18 1 26 18 19 1 18 1 26 18 19 I/O ST
RA6 14 11 20 17 7 7 I/O ST
RA7 19 16 6 6 19 16 6 6 I/O ST
RA8 32 35 32 35 I/O ST
RA9 35 38 35 38 I/O ST
RA10 12 13 12 13 I/O ST
RA11 13 14 13 14 I/O ST
RB0 4 1 4 1 21 23 4 1 4 1 21 23 I/O ST PORTB Pins
RB1 5 2 5 2 22 24 5 2 5 2 22 24 I/O ST
RB2 6 3 6 3 23 25 6 3 6 3 23 25 I/O ST
RB3 7 4 24 26 7 4 24 26 I/O ST
RB4 9 6 11 8 33 36 9 6 11 8 33 36 I/O ST
RB5 14 11 41 45 14 11 41 45 I/O ST
RB6 15 12 42 46 15 12 42 46 I/O ST
RB7 11 8 16 13 43 47 11 8 16 13 43 47 I/O ST
RB8 12 9 17 14 44 48 12 9 17 14 44 48 I/O ST
RB9 13 10 18 15 1 1 13 10 18 15 1 1 I/O ST
RB10 21 18 8 9 21 18 8 9 I/O ST
RB11 22 19 9 10 22 19 9 10 I/O ST
RB12 15 12 23 20 10 11 15 12 23 20 10 11 I/O ST
RB13 16 13 24 21 11 12 16 13 24 21 11 12 I/O ST
RB14 17 14 25 22 14 15 17 14 25 22 14 15 I/O ST
RB15 18 15 26 23 15 16 18 15 26 23 15 16 I/O ST
F FV

28-Pin
SOIC SOIC SOIC
SOIC
RC0 25 27 25 27 I/O ST PORTC Pins

RC1 26 28 26 28 I/O ST
RC2 27 29 27 29 I/O ST
RC3 36 39 36 39 I/O ST
RC4 37 40 37 40 I/O ST
RC5 38 41 38 41 I/O ST
RC6 2 2 2 2 I/O ST
RC7 3 3 3 3 I/O ST
RC8 4 4 4 4 I/O ST
RC9 5 5 5 5 I/O ST
REFO 18 15 26 23 15 16 18 15 26 23 15 16 O Reference Clock Output
RTCC 17 14 25 22 14 15 17 14 25 22 14 15 O Real-Time Clock/Calendar
Output
SCK1 15 12 22,23 19,20 9,10 10,11 15 12 22,23 19,20 9,10 10,11 I/O ST SPI1 Serial Input/Output Clock
SCK2 2 19 2,14 27,11 19,38,41 21,41,45 2 19 2,14 27,11 19,38,41 21,41,45 I/O ST SPI2 Serial Input/Output Clock
SCL1 12 9 17 14 44 48 12 9 17 14 44 48 I/O I2 C I2C1 Clock Input/Output
SCL2 18 15 26,7 23,4 15,24 16,26 18 15 26,7 23,4 15,24 16,26 I/O I2 C I2C2 Clock Input/Output
SCLKI 10 7 12 9 34 37 10 7 12 9 34 37 I ST Digital Secondary Clock Input
SDA1 13 10 18 15 1 1 13 10 18 15 1 1 I/O I2 C I2C1 Data Input/Output
SDA2 6 3 6 3 23 25 6 3 6 3 23 25 I/O I2C I2C2 Data Input/Output
SDI1 17 14 21,25 18,22 8,14 9,15 17 14 21,25 18,22 8,14 9,15 I ST SPI1 Serial Data Input
SDI2 4 1 19,4 16,1 6,21,36 6,23,39 4 1 19,4 16,1 6,21,36 6,23,39 I ST SPI2 Serial Data Input
SDO1 16 13 24 21 11 12 16 13 24 21 11 12 O SPI1 Serial Data Output
SDO2 3 20 3,15 28,12 20,37,42 22,40,46 3 20 3,15 28,12 20,37,42 22,40,46 O SPI2 Serial Data Output
SOSCI 9 6 11 8 33 36 9 6 11 8 33 36 I ANA Secondary Oscillator Input
SOSCO 10 7 12 9 34 37 10 7 12 9 34 37 O ANA Secondary Oscillator Output
SS1 18 15 26 23 15 16 18 15 26 23 15 16 O SPI1 Slave Select
DS39995B-page 23
SS2 15 12 23 20 10,35 11,38 15 12 23 20 10,35 11,38 O SPI2 Slave Select

T1CK 13 10 18 15 1 1 13 10 18 15 1 1 I ST Timer1 Clock
DS39995B-page 24
F FV

28-Pin
SOIC SOIC SOIC
SOIC

U1CTS 12 9 17 14 44 48 12 9 17 14 44 48 I ST UART1 Clear to Send Input
U1RTS 13 10 18 15 1 1 13 10 18 15 1 1 O UART1 Request to Send
Output
U1RX 6 3 6 3 2,23 2,25 6 3 6 3 2,23 2,25 I ST UART1 Receive
U1TX 11 8 16 13 3,43 3,47 11 8 16 13 3,43 3,47 O UART1 Transmit
U2CTS 10 7 12 9 34 37 10 7 12 9 34 37 I ST UART2 Clear to Send Input
U2RTS 9 6 11 8 33 36 9 6 11 8 33 36 O UART2 Request to Send Output
U2RX 5 2 5 2 22 24 5 2 5 2 22 24 I ST UART2 Receive
U2TX 4 1 4 1 21 23 4 1 4 1 21 23 O UART2 Transmit
ULPWU 4 1 4 1 21 23 4 1 4 1 21 23 I ANA Ultra Low-Power Wake-up Input
VCAP 14 11 20 17 7 7 P Core Power
VDD 20 17 28,13 25,10 17,28,40 18,30,43 20 17 28,13 25,10 17,28,40 18,30,43 P
VREF+ 2 19 2 27 19 21 2 19 2 27 19 21 I ANA A/D Reference Voltage Input (+)
VREF- 3 20 3 28 20 22 3 20 3 28 20 22 I ANA A/D Reference Voltage Input (-)
VSS 19 16 27,8 24,5 16,29,39 17,31,42 19 16 27,8 24,5 16,29,39 17,31,42 P
2.0 GUIDELINES FOR GETTING FIGURE 2-1: RECOMMENDED
STARTED WITH 16-BIT MINIMUM CONNECTIONS
MICROCONTROLLERS
C2(2)
2.1 Basic Connection Requirements VDD
Getting started with the PIC24FV32KA304 family
VDD
VSS
R1
family of 16-bit microcontrollers requires attention to a R2
minimal set of device pin connections before MCLR
proceeding with development. VCAP
(1)
C1 (3)
The following pins must always be connected: C7
PIC24FXXKXX
All VDD and VSS pins
VDD
(see Section 2.2 Power Supply Pins) VSS
C6(2) C3(2)
All AVDD and AVSS pins, regardless of whether or VSS
VDD
not the analog device features are used
AVDD
AVSS
VDD
VSS
(see Section 2.2 Power Supply Pins)
MCLR pin
(see Section 2.3 Master Clear (MCLR) Pin)
C5(2) C4(2)
VCAP pins
(see Section 2.4 Voltage Regulator Pin (VCAP))
These pins must also be connected if they are being Key (all values are recommendations):
used in the end application: C1 through C6: 0.1 F, 20V ceramic
PGECx/PGEDx pins used for In-Circuit Serial C7: 10 F, 16V tantalum or ceramic
Programming (ICSP) and debugging purposes R1: 10 k
(see Section 2.5 ICSP Pins)
R2: 100 to 470
OSCI and OSCO pins when an external oscillator
Note 1: See Section 2.4 Voltage Regulator Pin
source is used (VCAP) for explanation of VCAP pin
(see Section 2.6 External Oscillator Pins) connections.
Additionally, the following pins may be required: 2: The example shown is for a PIC24F device
with five VDD/VSS and AVDD/AVSS pairs.
VREF+/VREF- pins are used when external voltage Other devices may have more or less pairs;
reference for analog modules is implemented adjust the number of decoupling capacitors
Note: The AVDD and AVSS pins must always be appropriately.
connected, regardless of whether any of 3: Some PIC24F K parts do not have a
the analog modules are being used. regulator.
The minimum mandatory connections are shown in

Figure 2-1.

2.2 Power Supply Pins 2.3 Master Clear (MCLR) Pin
2.2.1 DECOUPLING CAPACITORS The MCLR pin provides two specific device
functions: Device Reset, and Device Programming
The use of decoupling capacitors on every pair of and Debugging. If programming and debugging are
power supply pins, such as VDD, VSS, AVDD and not required in the end application, a direct
AVSS, is required. connection to VDD may be all that is required. The
Consider the following criteria when using decoupling addition of other components, to help increase the
capacitors: applications resistance to spurious Resets from
voltage sags, may be beneficial. A typical
Value and type of capacitor: A 0.1 F (100 nF),
configuration is shown in Figure 2-1. Other circuit
10-20V capacitor is recommended. The capacitor
designs may be implemented, depending on the
should be a low-ESR device, with a resonance
applications requirements.
frequency in the range of 200 MHz and higher.
Ceramic capacitors are recommended. During programming and debugging, the resistance
Placement on the printed circuit board: The and capacitance that can be added to the pin must
decoupling capacitors should be placed as close be considered. Device programmers and debuggers
to the pins as possible. It is recommended to drive the MCLR pin. Consequently, specific voltage
place the capacitors on the same side of the levels (VIH and VIL) and fast signal transitions must
board as the device. If space is constricted, the not be adversely affected. Therefore, specific values
capacitor can be placed on another layer on the of R1 and C1 will need to be adjusted based on the
PCB using a via; however, ensure that the trace application and PCB requirements. For example, it is
length from the pin to the capacitor is no greater recommended that the capacitor, C1, be isolated
than 0.25 inch (6 mm). from the MCLR pin during programming and
debugging operations by using a jumper (Figure 2-2).
Handling high-frequency noise: If the board is
The jumper is replaced for normal run-time
experiencing high-frequency noise (upward of
operations.
tens of MHz), add a second ceramic type capaci-
tor in parallel to the above described decoupling Any components associated with the MCLR pin
capacitor. The value of the second capacitor can should be placed within 0.25 inch (6 mm) of the pin.
be in the range of 0.01 F to 0.001 F. Place this
second capacitor next to each primary decoupling FIGURE 2-2: EXAMPLE OF MCLR PIN
capacitor. In high-speed circuit designs, consider CONNECTIONS
implementing a decade pair of capacitances as
close to the power and ground pins as possible VDD
(e.g., 0.1 F in parallel with 0.001 F).
Maximizing performance: On the board layout R1
from the power supply circuit, run the power and R2
return traces to the decoupling capacitors first, MCLR
and then to the device pins. This ensures that the PIC24FXXKXX
JP
decoupling capacitors are first in the power chain.
Equally important is to keep the trace length C1
between the capacitor and the power pins to a
minimum, thereby reducing PCB trace
inductance.
Note 1: R1 10 k is recommended. A suggested
2.2.2 TANK CAPACITORS starting value is 10 k. Ensure that the
On boards with power traces running longer than MCLR pin VIH and VIL specifications are met.
six inches in length, it is suggested to use a tank capac- 2: R2 470 will limit any current flowing into
itor for integrated circuits, including microcontrollers, to MCLR from the external capacitor, C, in the
supply a local power source. The value of the tank event of MCLR pin breakdown, due to
Electrostatic Discharge (ESD) or Electrical
capacitor should be determined based on the trace
Overstress (EOS). Ensure that the MCLR pin
resistance that connects the power supply source to
VIH and VIL specifications are met.
the device, and the maximum current drawn by the
device in the application. In other words, select the tank
capacitor so that it meets the acceptable voltage sag at
the device. Typical values range from 4.7 F to 47 F.

2.4 Voltage Regulator Pin (VCAP) Refer to Section 29.0 Electrical Characteristics for
information on VDD and VDDCORE.
Note: This section applies only to PIC24F K
devices with an on-chip voltage regulator. FIGURE 2-3: FREQUENCY vs. ESR
Some of the PIC24F K devices have an internal voltage PERFORMANCE FOR
regulator. These devices have the voltage regulator SUGGESTED VCAP
output brought out on the VCAP pin. On the PIC24F K 10
devices with regulators, a low-ESR (< 5) capacitor is
required on the VCAP pin to stabilize the voltage
1
regulator output. The VCAP pin must not be connected to
VDD and must use a capacitor of 10 F connected to
ESR ()
ground. The type can be ceramic or tantalum. Suitable 0.1
examples of capacitors are shown in Table 2-1.
Capacitors with equivalent specifications can be used.
0.01
Designers may use Figure 2-3 to evaluate ESR
equivalence of candidate devices.
0.001
The placement of this capacitor should be close to VCAP. 0.01 0.1 1 10 100 1000 10,000
It is recommended that the trace length not exceed Frequency (MHz)
0.25 inch (6 mm). Refer to Section 29.0 Electrical Note: Typical data measurement at 25C, 0V DC bias.
Characteristics for additional information.
TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Nominal
Make Part # Base Tolerance Rated Voltage Temp. Range
Capacitance
TDK C3216X7R1C106K 10 F 10% 16V -55 to 125C
TDK C3216X5R1C106K 10 F 10% 16V -55 to 85C
Panasonic ECJ-3YX1C106K 10 F 10% 16V -55 to 125C
Panasonic ECJ-4YB1C106K 10 F 10% 16V -55 to 85C
Murata GRM32DR71C106KA01L 10 F 10% 16V -55 to 125C
Murata GRM31CR61C106KC31L 10 F 10% 16V -55 to 85C

2.4.1 CONSIDERATIONS FOR CERAMIC FIGURE 2-4: DC BIAS VOLTAGE vs.
CAPACITORS CAPACITANCE
In recent years, large value, low-voltage, surface-mount CHARACTERISTICS
ceramic capacitors have become very cost effective in
sizes up to a few tens of microfarad. The low-ESR, small
Capacitance Change (%)

10
physical size and other properties make ceramic 0
capacitors very attractive in many types of applications. -10

16V Capacitor
-20
Ceramic capacitors are suitable for use with the inter- -30
-40
nal voltage regulator of this microcontroller. However, -50
10V Capacitor
some care is needed in selecting the capacitor to -60
-70
6.3V Capacitor
ensure that it maintains sufficient capacitance over the -80
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
intended operating range of the application.
DC Bias Voltage (VDC)
Typical low-cost, 10 F ceramic capacitors are available
in X5R, X7R and Y5V dielectric ratings (other types are
also available, but are less common). The initial toler- When selecting a ceramic capacitor to be used with the
ance specifications for these types of capacitors are internal voltage regulator, it is suggested to select a
often specified as 10% to 20% (X5R and X7R), or high-voltage rating, so that the operating voltage is a
-20%/+80% (Y5V). However, the effective capacitance small percentage of the maximum rated capacitor volt-
that these capacitors provide in an application circuit will age. For example, choose a ceramic capacitor rated at
also vary based on additional factors, such as the 16V for the 3.3V or 2.5V core voltage. Suggested
applied DC bias voltage and the temperature. The total capacitors are shown in Table 2-1.
in-circuit tolerance is, therefore, much wider than the
initial tolerance specification. 2.5 ICSP Pins
The X5R and X7R capacitors typically exhibit satisfac- The PGC and PGD pins are used for In-Circuit Serial
tory temperature stability (ex: 15% over a wide Programming (ICSP) and debugging purposes. It
temperature range, but consult the manufacturers data is recommended to keep the trace length between the
sheets for exact specifications). However, Y5V capaci- ICSP connector and the ICSP pins on the device as
tors typically have extreme temperature tolerance short as possible. If the ICSP connector is expected to
specifications of +22%/-82%. Due to the extreme experience an ESD event, a series resistor is recom-
temperature tolerance, a 10 F nominal rated Y5V type mended, with the value in the range of a few tens of
capacitor may not deliver enough total capacitance to ohms, not to exceed 100.
meet minimum internal voltage regulator stability and
transient response requirements. Therefore, Y5V Pull-up resistors, series diodes and capacitors on the
capacitors are not recommended for use with the PGC and PGD pins are not recommended as they will
internal regulator if the application must operate over a interfere with the programmer/debugger communica-
wide temperature range. tions to the device. If such discrete components are an
application requirement, they should be removed from
In addition to temperature tolerance, the effective the circuit during programming and debugging. Alter-
capacitance of large value ceramic capacitors can vary natively, refer to the AC/DC characteristics and timing
substantially, based on the amount of DC voltage requirements information in the respective device
applied to the capacitor. This effect can be very signifi- Flash programming specification for information on
cant, but is often overlooked or is not always capacitive loading limits, and pin input voltage high
documented. (VIH) and input low (VIL) requirements.
A typical DC bias voltage vs. capacitance graph for For device emulation, ensure that the Communication
X7R type capacitors is shown in Figure 2-4. Channel Select (i.e., PGCx/PGDx pins), programmed
into the device, matches the physical connections for
the ICSP to the Microchip debugger/emulator tool.
For more information on available Microchip
development tools connection requirements, refer to
Section 27.0 Development Support.

2.6 External Oscillator Pins FIGURE 2-5: SUGGESTED PLACEMENT
OF THE OSCILLATOR
Many microcontrollers have options for at least two
CIRCUIT
oscillators: a high-frequency primary oscillator and a
low-frequency secondary oscillator (refer to for Single-Sided and In-Line Layouts:
Section 9.0 Oscillator Configurationdetails).
Copper Pour Primary Oscillator
The oscillator circuit should be placed on the same (tied to ground) Crystal
side of the board as the device. Place the oscillator
DEVICE PINS
circuit close to the respective oscillator pins with no
more than 0.5 inch (12 mm) between the circuit
components and the pins. The load capacitors should
be placed next to the oscillator itself, on the same side Primary OSC1
Oscillator
of the board.
C1 ` OSC2
Use a grounded copper pour around the oscillator cir-
cuit to isolate it from surrounding circuits. The C2 GND
grounded copper pour should be routed directly to the `
MCU ground. Do not run any signal traces or power T1OSO
traces inside the ground pour. Also, if using a two-sided
T1OS I
board, avoid any traces on the other side of the board Timer1 Oscillator
where the crystal is placed. Crystal
`
Layout suggestions are shown in Figure 2-5. In-line
packages may be handled with a single-sided layout
that completely encompasses the oscillator pins. With T1 Oscillator: C1 T1 Oscillator: C2
fine-pitch packages, it is not always possible to com-
pletely surround the pins and components. A suitable
solution is to tie the broken guard sections to a mirrored Fine-Pitch (Dual-Sided) Layouts:
ground layer. In all cases, the guard trace(s) must be
returned to ground. Top Layer Copper Pour
(tied to ground)
In planning the applications routing and I/O assign-
ments, ensure that adjacent port pins and other Bottom Layer
signals, in close proximity to the oscillator, are benign Copper Pour
(i.e., free of high frequencies, short rise and fall times, (tied to ground)
and other similar noise).

OSCO
For additional information and design guidance on
oscillator circuits, please refer to these Microchip
C2
Application Notes, available at the corporate web site
Oscillator
(www.microchip.com): GND Crystal
AN826, Crystal Oscillator Basics and Crystal C1
Selection for rfPIC and PICmicro Devices
AN849, Basic PICmicro Oscillator Design OSCI
AN943, Practical PICmicro Oscillator Analysis
and Design
AN949, Making Your Oscillator Work
2.7 Unused I/Os DEVICE PINS
Unused I/O pins should be configured as outputs and

driven to a logic low state. Alternatively, connect a 1 k
to 10 k resistor to VSS on unused pins and drive the
output to logic low.

NOTES:

3.0 CPU For most instructions, the core is capable of executing
a data (or program data) memory read, a working
Note: This data sheet summarizes the features register (data) read, a data memory write and a
of this group of PIC24F devices. It is not program (instruction) memory read per instruction
intended to be a comprehensive cycle. As a result, three parameter instructions can be
reference source. For more information supported, allowing trinary operations (i.e., A + B = C)
on the CPU, refer to the PIC24F Family to be executed in a single cycle.
Reference Manual, Section 2. CPU A high-speed, 17-bit by 17-bit multiplier has been
(DS39703). included to significantly enhance the core arithmetic
The PIC24F CPU has a 16-bit (data) modified Harvard capability and throughput. The multiplier supports
architecture with an enhanced instruction set and a Signed, Unsigned and Mixed mode, 16-bit by 16-bit or
24-bit instruction word with a variable length opcode 8-bit by 8-bit integer multiplication. All multiply
field. The Program Counter (PC) is 23 bits wide and instructions execute in a single cycle.
addresses up to 4M instructions of user program The 16-bit ALU has been enhanced with integer divide
memory space. A single-cycle instruction prefetch assist hardware that supports an iterative non-restoring
mechanism is used to help maintain throughput and divide algorithm. It operates in conjunction with the
provides predictable execution. All instructions execute REPEAT instruction looping mechanism and a selection
in a single cycle, with the exception of instructions that of iterative divide instructions to support 32-bit (or
change the program flow, the double-word move 16-bit), divided by 16-bit integer signed and unsigned
(MOV.D) instruction and the table instructions. division. All divide operations require 19 cycles to
Overhead-free program loop constructs are supported complete but are interruptible at any cycle boundary.
using the REPEAT instructions, which are interruptible The PIC24F has a vectored exception scheme with up
at any point. to eight sources of non-maskable traps and up to
PIC24F devices have sixteen, 16-bit working registers 118 interrupt sources. Each interrupt source can be
in the programmers model. Each of the working assigned to one of seven priority levels.
registers can act as a data, address or address offset A block diagram of the CPU is illustrated in Figure 3-1.
register. The 16th working register (W15) operates as a
Software Stack Pointer (SSP) for interrupts and calls.
3.1 Programmers Model
The upper 32 Kbytes of the data space memory map
can optionally be mapped into program space at any Figure 3-2 displays the programmers model for the
16K word boundary of either program memory or data PIC24F. All registers in the programmers model are
EEPROM memory, defined by the 8-bit Program Space memory mapped and can be manipulated directly by
Visibility Page Address (PSVPAG) register. The instructions.
program to data space mapping feature lets any Table 3-1 provides a description of each register. All
instruction access program space as if it were data registers associated with the programmers model are
space. memory mapped.
The Instruction Set Architecture (ISA) has been
significantly enhanced beyond that of the PIC18, but
maintains an acceptable level of backward
compatibility. All PIC18 instructions and addressing
modes are supported, either directly, or through simple
macros. Many of the ISA enhancements have been
driven by compiler efficiency needs.
The core supports Inherent (no operand), Relative,
Literal, Memory Direct and three groups of addressing
modes. All modes support Register Direct and various
Register Indirect modes. Each group offers up to seven
addressing modes. Instructions are associated with
predefined addressing modes depending upon their
functional requirements.

FIGURE 3-1: PIC24F CPU CORE BLOCK DIAGRAM
PSV and Table

Data Access
Control Block
Data Bus
Interrupt
Controller
16
8 16 16
Data Latch
23
PCH PCL Data RAM 16
23
Program Counter
Stack Loop Address
Control Control Latch
Logic Logic
23 16
RAGU
Address Latch WAGU
Program Memory
Data EEPROM Address Bus EA MUX
Data Latch ROM Latch

24 16 16
Instruction
Decode and Literal Data
Control Instruction Reg
Control Signals
to Various Blocks Hardware
Multiplier 16 x 16
W Register Array
Divide
Support 16
16-Bit ALU
16
To Peripheral Modules
TABLE 3-1: CPU CORE REGISTERS

Register(s) Name Description
W0 through W15 Working Register Array
PC 23-Bit Program Counter
SR ALU STATUS Register
SPLIM Stack Pointer Limit Value Register
TBLPAG Table Memory Page Address Register
PSVPAG Program Space Visibility Page Address Register
RCOUNT Repeat Loop Counter Register
CORCON CPU Control Register

FIGURE 3-2: PROGRAMMERS MODEL
15 0
W0 (WREG)
Divider Working Registers
W1
W2
Multiplier Registers
W3
W4
W5
W6
W7 Working/Address
W8 Registers
W9
W10
W11
W12
W13
W14 Frame Pointer
W15 Stack Pointer 0
SPLIM 0 Stack Pointer Limit

Value Register
22 0
PC 0 Program Counter
7 0
Table Memory Page
TBLPAG
Address Register
7 0
Program Space Visibility
PSVPAG Page Address Register
15 0
Repeat Loop Counter
RCOUNT
Register
15 SRH SRL 0
IPL
DC
2 1 0
RA N OV Z C ALU STATUS Register (SR)
15 0
IPL3 PSV CPU Control Register (CORCON)
Registers or bits are shadowed for PUSH.S and POP.S instructions.

3.2 CPU Control Registers
REGISTER 3-1: SR: ALU STATUS REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0, HSC
DC
bit 15 bit 8
R/W-0, HSC(1) R/W-0, HSC(1) R/W-0, HSC(1) R-0, HSC R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0, HSC
(2) (2) (2)
IPL2 IPL1 IPL0 RA N OV Z C
bit 7 bit 0
Legend: HSC = Hardware Settable/Clearable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 15-9 Unimplemented: Read as 0

bit 8 DC: ALU Half Carry/Borrow bit
1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)
of the result occurred
0 = No carry-out from the 4th or 8th low-order bit of the result has occurred
bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits(1,2)
111 = CPU interrupt priority level is 7 (15); user interrupts disabled
110 = CPU interrupt priority level is 6 (14)
101 = CPU Interrupt priority Level is 5 (13)
bit 4 RA: REPEAT Loop Active bit
1 = REPEAT loop in progress
0 = REPEAT loop not in progress
bit 3 N: ALU Negative bit
1 = Result was negative
0 = Result was non-negative (zero or positive)
bit 2 OV: ALU Overflow bit
1 = Overflow occurred for signed (2s complement) arithmetic in this arithmetic operation
0 = No overflow has occurred
bit 1 Z: ALU Zero bit
1 = An operation, which effects the Z bit, has set it at some time in the past
0 = The most recent operation, which effects the Z bit, has cleared it (i.e., a non-zero result)
bit 0 C: ALU Carry/Borrow bit
1 = A carry-out from the Most Significant bit (MSb) of the result occurred
0 = No carry-out from the Most Significant bit (MSb) of the result occurred
Note 1: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
2: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority
Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

REGISTER 3-2: CORCON: CPU CONTROL REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 R/C-0, HSC R/W-0 U-0 U-0

IPL3(1) PSV
bit 7 bit 0


bit 3 IPL3: CPU Interrupt Priority Level Status bit(1)
1 = CPU interrupt priority level is greater than 7
0 = CPU interrupt priority level is 7 or less
bit 2 PSV: Program Space Visibility in Data Space Enable bit
1 = Program space is visible in data space
0 = Program space is not visible in data space
Note 1: User interrupts are disabled when IPL3 = 1.
3.3 Arithmetic Logic Unit (ALU) The PIC24F CPU incorporates hardware support for
both multiplication and division. This includes a
The PIC24F ALU is 16 bits wide and is capable of dedicated hardware multiplier and support hardware
addition, subtraction, bit shifts and logic operations. division for 16-bit divisor.
Unless otherwise mentioned, arithmetic operations are
2s complement in nature. Depending on the operation, 3.3.1 MULTIPLIER
the ALU may affect the values of the Carry (C), Zero
The ALU contains a high-speed, 17-bit x 17-bit
(Z), Negative (N), Overflow (OV) and Digit Carry (DC)
multiplier. It supports unsigned, signed or mixed sign
Status bits in the SR register. The C and DC Status bits
operation in several multiplication modes:
operate as Borrow and Digit Borrow bits, respectively,
for subtraction operations. 16-bit x 16-bit signed
The ALU can perform 8-bit or 16-bit operations, 16-bit x 16-bit unsigned
depending on the mode of the instruction that is used. 16-bit signed x 5-bit (literal) unsigned
Data for the ALU operation can come from the W 16-bit unsigned x 16-bit unsigned
register array, or data memory, depending on the 16-bit unsigned x 5-bit (literal) unsigned
addressing mode of the instruction. Likewise, output 16-bit unsigned x 16-bit signed
data from the ALU can be written to the W register array 8-bit unsigned x 8-bit unsigned
or a data memory location.

3.3.2 DIVIDER 3.3.3 MULTI-BIT SHIFT SUPPORT
The divide block supports 32-bit/16-bit and 16-bit/16-bit The PIC24F ALU supports both single bit and
signed and unsigned integer divide operations with the single-cycle, multi-bit arithmetic and logic shifts.
following data sizes: Multi-bit shifts are implemented using a shifter block,
1. 32-bit signed/16-bit signed divide capable of performing up to a 15-bit arithmetic right
shift, or up to a 15-bit left shift, in a single cycle. All
2. 32-bit unsigned/16-bit unsigned divide
multi-bit shift instructions only support Register Direct
3. 16-bit signed/16-bit signed divide Addressing for both the operand source and result
4. 16-bit unsigned/16-bit unsigned divide destination.
The quotient for all divide instructions ends up in W0 A full summary of instructions that use the shift
and the remainder in W1. Sixteen-bit signed and operation is provided in Table 3-2.
unsigned DIV instructions can specify any W register
for both the 16-bit divisor (Wn), and any W register
(aligned) pair (W(m + 1):Wm) for the 32-bit dividend.
The divide algorithm takes one cycle per bit of divisor,
so both 32-bit/16-bit and 16-bit/16-bit instructions take
the same number of cycles to execute.
TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION
Instruction Description
ASR Arithmetic shift right source register by one or more bits.
SL Shift left source register by one or more bits.
LSR Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION User access to the program memory space is restricted
to the lower half of the address range (000000h to
As Harvard architecture devices, the PIC24F 7FFFFFh). The exception is the use of TBLRD/TBLWT
microcontrollers feature separate program and data operations, which use TBLPAG<7> to permit access to
memory space and bussing. This architecture also the Configuration bits and Device ID sections of the
allows the direct access of program memory from the configuration memory space.
data space during code execution.
Memory maps for the PIC24FV32KA304 family of
devices are shown in Figure 4-1.
4.1 Program Address Space
The program address memory space of the
PIC24FV32KA304 family is 4M instructions. The space
is addressable by a 24-bit value derived from either the
23-bit Program Counter (PC) during program execution,
or from a table operation or data space remapping, as
described in Section 4.3 Interfacing Program and
Data Memory Spaces.
FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FV32KA304 FAMILY DEVICES
PIC24FV16KA304 PIC24FV32KA304
GOTO Instruction GOTO Instruction 000000h
Reset Address 000002h
Reset Address 000004h
Interrupt Vector Table Interrupt Vector Table 0000FEh
Reserved Reserved 000100h
Alternate Vector Table Alternate Vector Table 000104h
0001FEh
000200h
Flash
Program Memory
User Memory Space
(5632 instructions)
User Flash
Program Memory 002BFEh
(11264 instructions)
Unimplemented
Read 0
0057FEh
Unimplemented
Read 0
7FFE00h
Data EEPROM
Data EEPROM
7FFFFFh
800000h
Reserved Reserved
Configuration Memory Space
F7FFFEh
Device Config Registers Device Config Registers F80000h
F80010h
F80012h
Reserved Reserved
FEFFFEh
DEVID (2) DEVID (2) FF0000h
FFFFFFh
Note: Memory areas are not displayed to scale.

4.1.1 PROGRAM MEMORY 4.1.3 DATA EEPROM
ORGANIZATION In the PIC24FV32KA304 family, the data EEPROM is
The program memory space is organized in mapped to the top of the user program memory space,
word-addressable blocks. Although it is treated as starting at address, 7FFE00, and expanding up to
24 bits wide, it is more appropriate to think of each address, 7FFFFF.
address of the program memory as a lower and upper The data EEPROM is organized as 16-bit wide memory
word, with the upper byte of the upper word being and 256 words deep. This memory is accessed using
unimplemented. The lower word always has an even table read and write operations similar to the user code
address, while the upper word has an odd address, as memory.
shown in Figure 4-2.
Program memory addresses are always word-aligned 4.1.4 DEVICE CONFIGURATION WORDS
on the lower word, and addresses are incremented or Table 4-1 provides the addresses of the device
decremented by two during code execution. This Configuration Words for the PIC24FV32KA304 family.
arrangement also provides compatibility with data Their location in the memory map is shown in
memory space addressing and makes it possible to Figure 4-1.
access data in the program memory space.
For more information on device Configuration Words,
4.1.2 HARD MEMORY VECTORS see Section 26.0 Special Features.
All PIC24F devices reserve the addresses between

TABLE 4-1: DEVICE CONFIGURATION
00000h and 000200h for hard coded program
WORDS FOR PIC24FV32KA304
execution vectors. A hardware Reset vector is provided
to redirect code execution from the default value of the FAMILY DEVICES
PC on device Reset to the actual start of code. A GOTO Configuration Word
Configuration Words
instruction is programmed by the user at 000000h, with Addresses
the actual address for the start of code at 000002h.
FBS F80000
PIC24F devices also have two interrupt vector
FGS F80004
tables, located from 000004h to 0000FFh and
000104h to 0001FFh. These vector tables allow each FOSCSEL F80006
of the many device interrupt sources to be handled FOSC F80008
by separate ISRs. A more detailed discussion of the FWDT F8000A
interrupt vector tables is provided in Section 8.1
Interrupt Vector (IVT) Table. FPOR F8000C
FICD F8000E
FDS F80010
FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw most significant word least significant word PC Address
Address (lsw Address)
23 16 8 0
000001h 00000000 000000h
000003h 00000000 000002h
000005h 00000000 000004h
000007h 00000000 000006h
Program Memory Instruction Width

Phantom Byte
(read as 0)

4.2 Data Address Space PIC24FV32KA304 family devices implement a total of
1024 words of data memory. If an EA points to a
The PIC24F core has a separate, 16-bit wide data location outside of this area, an all zero word or byte will
memory space, addressable as a single linear range. be returned.
The data space is accessed using two Address
Generation Units (AGUs), one each for read and write 4.2.1 DATA SPACE WIDTH
operations. The data space memory map is shown in
The data memory space is organized in
Figure 4-3.
byte-addressable, 16-bit wide blocks. Data is aligned in
All Effective Addresses (EAs) in the data memory space data memory and registers as 16-bit words, but all the
are 16 bits wide and point to bytes within the data space. data space EAs resolve to bytes. The Least Significant
This gives a data space address range of 64 Kbytes or Bytes (LSBs) of each word have even addresses, while
32K words. The lower half of the data memory space the Most Significant Bytes (MSBs) have odd
(that is, when EA<15> = 0) is used for implemented addresses.
memory addresses, while the upper half (EA<15> = 1) is
reserved for the Program Space Visibility (PSV) area
(see Section 4.3.3 Reading Data From Program
Memory Using Program Space Visibility).
FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FV32KA304 FAMILY DEVICES
MSB LSB
Address MSB LSB Address
0001h 0000h SFR
SFR Space
07FFh 07FEh Space
0801h 0800h
Near
Data Space
Data RAM
Implemented
Data RAM
0FFFh 0FFEh
1FFF 1FFEh
Unimplemented
Read as 0
7FFFh 7FFFh
8001h 8000h
Program Space
Visibility Area
FFFFh FFFEh
Note: Data memory areas are not shown to scale.

4.2.2 DATA MEMORY ORGANIZATION Although most instructions are capable of operating on
AND ALIGNMENT word or byte data sizes, it should be noted that some
instructions operate only on words.
To maintain backward compatibility with PIC devices
and improve data space memory usage efficiency, the 4.2.3 NEAR DATA SPACE
PIC24F instruction set supports both word and byte
operations. As a consequence of byte accessibility, all The 8-Kbyte area between 0000h and 1FFFh is
Effective Address (EA) calculations are internally referred to as the near data space. Locations in this
scaled to step through word-aligned memory. For space are directly addressable via a 13-bit absolute
example, the core recognizes that Post-Modified address field within all memory direct instructions. The
Register Indirect Addressing mode [Ws++] will result in remainder of the data space is addressable indirectly.
a value of Ws + 1 for byte operations and Ws + 2 for Additionally, the whole data space is addressable using
word operations. MOV instructions, which support Memory Direct
Addressing (MDA) with a 16-bit address field. For
Data byte reads will read the complete word, which PIC24FV32KA304 family devices, the entire
contains the byte, using the LSB of any EA to implemented data memory lies in Near Data Space
determine which byte to select. The selected byte is (NDS).
placed onto the LSB of the data path. That is, data
memory and the registers are organized as two 4.2.4 SFR SPACE
parallel, byte-wide entities with shared (word) address
decode, but separate write lines. Data byte writes only The first 2 Kbytes of the near data space, from 0000h
write to the corresponding side of the array or register, to 07FFh, are primarily occupied with Special Function
which matches the byte address. Registers (SFRs). These are used by the PIC24F core
and peripheral modules for controlling the operation of
All word accesses must be aligned to an even address. the device.
Misaligned word data fetches are not supported, so
care must be taken when mixing byte and word SFRs are distributed among the modules that they
operations, or translating from 8-bit MCU code. If a control and are generally grouped together by the
misaligned read or write is attempted, an address error module. Much of the SFR space contains unused
trap will be generated. If the error occurred on a read, addresses; these are read as 0. The SFR space,
the instruction underway is completed; if it occurred on where the SFRs are actually implemented, is provided
a write, the instruction will be executed, but the write in Table 4-2. Each implemented area indicates a
will not occur. In either case, a trap is then executed, 32-byte region, where at least one address is
allowing the system and/or user to examine the implemented as an SFR. A complete listing of
machine state prior to execution of the address Fault. implemented SFRs, including their addresses, is
provided in Table 4-3 through Table 4-25.
All byte loads into any W register are loaded into the
LSB. The MSB is not modified.
A Sign-Extend (SE) instruction is provided to allow the
users to translate 8-bit signed data to 16-bit signed
values. Alternatively, for 16-bit unsigned data, users
can clear the MSB of any W register by executing a
Zero-Extend (ZE) instruction on the appropriate
address.
TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

SFR Space Address
xx00 xx20 xx40 xx60 xx80 xxA0 xxC0 xxE0

000h Core ICN Interrupts
100h Timers Capture Compare
200h I2C UART SPI I/O
300h ADC/CMTU
400h
500h
600h RTC/Comp CRC
700h System/DS/HLVD NVM/PMD
Legend: = No implemented SFRs in this block.

TABLE 4-3: CPU CORE REGISTERS MAP
DS39995B-page 41
Start All
File Name Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Addr Resets
WREG0 0000 WREG0 0000

WREG1 0002 WREG1 0000
WREG2 0004 WREG2 0000
WREG3 0006 WREG3 0000
WREG4 0008 WREG4 0000
WREG5 000A WREG5 0000
WREG6 000C WREG6 0000
WREG7 000E WREG7 0000
WREG8 0010 WREG8 0000
WREG9 0012 WREG9 0000
WREG10 0014 WREG10 0000
WREG11 0016 WREG11 0000
WREG12 0018 WREG12 0000
WREG13 001A WREG13 0000
WREG14 001C WREG14 0000
WREG15 001E WREG15 0000
SPLIM 0020 SPLIM xxxx
PCL 002E PCL 0000
PCH 0030 PCH 0000
TBLPAG 0032 TBLPAG 0000
PSVPAG 0034 PSVPAG 0000
RCOUNT 0036 RCOUNT xxxxx
SR 0042 DC IPL2 IPL1 IPL0 RA N OV Z C 0000
CORCON 0044 IPL3 PSV 0000
DISICNT 0052 DISICNT xxxx
Legend: = unimplemented, read as 0. Reset values are shown in hexadecimal.
TABLE 4-4: ICN REGISTER MAP

File All
Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Name Resets
CNPD1 0056 CN15PDE(1) CN14PDE CN13PDE CN12PDE CN11PDE CN10PDE(1,2) CN9PDE(1) CN8PDE(3) CN7PDE(1) CN6PDE CN5PDE CN4PDE CN3PDE CN2PDE CN1PDE CN0PDE 0000
(1,2) (1,2) (1) (1,2) (1,2)
CNPD2 0058 CN31PDE CN30PDE CN29PDE CN28PDE CN27PDE CN26PDE CN25PDE CN24PDE(1) CN23PDE CN22PDE CN21PDE CN20PDE(1,2) CN19PDE(1,2) CN18PDE(1,2) CN17PDE(1,2) CN16PDE(1) 0000
CNPD3 005A CN36PDE(1,2) CN35PDE(1,2) CN34PDE(1,2) CN33PDE(1,2) CN32PDE(1,2) 0000
CNEN1 0062 CN15IE(1) CN14IE CN13IE CN12IE CN11IE CN10IE(1,2) CN9IE(1) CN8IE(3) CN7IE(1) CN6IE CN5IE CN4IE CN3IE CN2IE CN1IE CN0IE 0000
CNEN2 0064 CN31IE(1,2) CN30IE CN29IE CN28IE(1,2) CN27IE(1) CN26IE(1,2) CN25IE(1,2) CN24IE(1) CN23IE CN22IE CN21IE CN20IE(1,2) CN19IE(1,2) CN18IE(1,2) CN17IE(1,2) CN16IE(1) 0000
CNEN3 0066 CN36IE(1,2) CN35IE(1,2) CN34IE(1,2) CN33IE(1,2) CN32IE(1,2) 0000
CNPU1 006E CN15PUE(1) CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE(1,2) CN9PUE(1) CN8PUE(3) CN7PUE(1) CN6PUE CN5PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000
CNPU2 0070 CN31PUE(1,2) CN30PUE CN29PUE CN28PUE(1,2) CN27PUE(1) CN26PUE(1,2) CN25PUE(1,2) CN24PUE(1) CN23PUE CN22PUE CN21PUE CN20PUE(1,2) CN19PUE(1,2) CN18PUE(1,2) CN17PUE(1,2) CN16PUE(1) 0000
CNPU3 0072 CN36PUE(1,2) CN35PUE(1,2) CN34PUE(1,2) CN33PUE(1,2) CN32PUE(1,2) 0000
Note 1: These bits are not implemented in 20-pin devices.
2: These bits are not implemented in 28-pin devices.
3: These bits are not implemented in FV devices.
DS39995B-page 42
TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP
DS39995B-page 43
File All
Name Resets
INTCON1 0080 NSTDIS MATHERR ADDRERR STKERR OSCFAIL 0000

INTCON2 0082 ALTIVT DISI INT2EP INT1EP INT0EP 0000
IFS0 0084 NVMIF AD1IF U1TXIF U1RXIF SPI1IF SPF1IF T3IF T2IF OC2IF IC2IF T1IF OC1IF IC1IF INT0IF 0000
IFS1 0086 U2TXIF U2RXIF INT2IF T5IF T4IF OC3IF INT1IF CNIF CMIF MI2C1IF SI2C1IF 0000
IFS2 0088 IC3IF SPI2IF SPF2IF 0000
IFS3 008A RTCIF MI2C2IF SI2C2IF 0000
IFS4 008C CTMUIF HLVDIF CRCIF U2ERIF U1ERIF 0000
IFS5 008E ULPWUIF 0000
IEC0 0094 NVMIE AD1IE U1TXIE U1RXIE SPI1IE SPF1IE T3IE T2IE OC2IE IC2IE T1IE OC1IE IC1IE INT0IE 0000
IEC1 0096 U2TXIE U2RXIE INT2IE T5IE T4IE OC3IE INT1IE CNIE CMIE MI2C1IE SI2C1IE 0000
IEC2 0098 IC3IE SPI2IE SPF2IE 0000
IEC3 009A RTCIE MI2C2IE SI2C2IE 0000
IEC4 009C CTMUIE HLVDIE CRCIE U2ERIE U1ERIE 0000
IEC5 009E ULPWUIE 0000
IPC0 00A4 T1IP2 T1IP1 T1IP0 OC1IP2 OC1IP1 OC1IP0 IC1IP2 IC1IP1 IC1IP0 INT0IP2 INT0IP1 INT0IP0 4444
IPC1 00A6 T2IP2 T2IP1 T2IP0 OC2IP2 OC2IP1 OC2IP0 IC2IP2 IC2IP1 IC2IP0 4444
IPC2 00A8 U1RXIP2 U1RXIP1 U1RXIP0 SPI1IP2 SPI1IP1 SPI1IP0 SPF1IP2 SPF1IP1 SPF1IP0 T3IP2 T3IP1 T3IP0 4444
IPC3 00AA NVMIP2 NVMIP1 NVMIP0 AD1IP2 AD1IP1 AD1IP0 U1TXIP2 U1TXIP1 U1TXIP0 4044
IPC4 00AC CNIP2 CNIP1 CNIP0 CMIP2 CMIP1 CMIP0 MI2C1P2 MI2C1P1 MI2C1P0 SI2C1P2 SI2C1P1 SI2C1P0 4444
IPC5 00AE INT1IP2 INT1IP1 INT1IP0 0004
IPC6 00B0 T4IP2 T4IP1 T4IP0 OC3IP2 OC3IP1 OC3IP0 4040
IPC7 00B2 U2TXIP2 U2TXIP1 U2TXIP0 U2RXIP2 U2RXIP1 U2RXIP0 INT2IP2 INT2IP1 INT2IP0 T5IP2 T5IP1 T5IP0 4440
IPC8 00B4 SPI2IP2 SPI2IP1 SPI2IP0 SPF2IP2 SPF2IP1 SPF2IP0 0044
IPC9 00B6 IC3IP2 IC3IP1 IC3IP0 0040
IPC12 00BC MI2C2IP2 MI2C2IP1 MI2C2IP0 SI2C2IP2 SI2C2IP1 SI2C2IP0 0440
IPC15 00C2 RTCIP2 RTCIP1 RTCIP0 0400
IPC16 00C4 CRCIP2 CRCIP1 CRCIP0 U2ERIP2 U2ERIP1 U2ERIP0 U1ERIP2 U1ERIP1 U1ERIP0 4440
IPC18 00C8 HLVDIP2 HLVDIP1 HLVDIP0 0004
IPC19 00CA CTMUIP2 CTMUIP1 CTMUIP0 0040
IPC20 00CC ULPWUIP2 ULPWUIP1 ULPWUIP0 0000
INTTREG 00E0 CPUIRQ VHOLD ILR3 ILR2 ILR1 ILR0 VECNUM6 VECNUM5 VECNUM4 VECNUM3 VECNUM2 VECNUM1 VECNUM0 0000
TABLE 4-6: TIMER REGISTER MAP

All
File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Resets
TMR1 0100 TMR1 0000

PR1 0102 PR1 FFFF
T1CON 0104 TON TSIDL T1ECS1 T1ECS0 TGATE TCKPS1 TCKPS0 TSYNC TCS 0000
TMR2 0106 TMR2 0000
TMR3HLD 0108 TMR3HLD 0000
TMR3 010A TMR3 0000
PR2 010C PR2 0000
PR3 010E PR3 FFFF
T2CON 0110 TON TSIDL TGATE TCKPS1 TCKPS0 T32 TCS FFFF
T3CON 0112 TON TSIDL TGATE TCKPS1 TCKPS0 TCS 0000
TMR4 0114 TMR4 0000
TMR5HLD 0116 TMR5HLD 0000
TMR5 0118 TMR5 0000
PR4 011A PR4 FFFF
PR5 011C PR5 FFFF
T4CON 011E TON TSIDL TGATE TCKPS1 TCKPS0 T45 TCS 0000
T5CON 0120 TON TSIDL TGATE TCKPS1 TCKPS0 TCS 0000
TABLE 4-7: INPUT CAPTURE REGISTER MAP

File All
Name Resets
IC1CON1 0140 ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000
IC1CON2 0142 IC32 ICTRIG TRIGSTAT SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D
IC1BUF 0144 IC1BUF 0000
IC1TMR 0146 IC1TMR xxxx
IC2CON1 0148 ICSIDL IC2TSEL2 IC2TSEL1 IC2TSEL0 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000
IC2CON2 014A IC32 ICTRIG TRIGSTAT SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D
IC2BUF 014C IC2BUF 0000
IC2TMR 014E IC2TMR xxxx
DS39995B-page 44
IC3CON1 0150 ICSIDL IC3TSEL2 IC3TSEL1 IC3TSEL0 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM0 0000
IC3CON2 0152 IC32 ICTRIG TRIGSTAT SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000D
IC3BUF 0154 IC3BUF 0000
IC3TMR 0156 IC3TMR xxxx
DS39995B-page 45
TABLE 4-8: OUTPUT COMPARE REGISTER MAP
All
Resets
OC1CON1 0190 OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000
OC1CON2 0192 FLTMD FLTOUT FLTTRIEN OCINV DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C
OC1RS 0194 OC1RS 0000
OC1R 0196 OC1R 0000
OC1TMR 0198 OC1TMR xxxx
OC2CON1 019A OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000
OC2CON2 019C FLTMD FLTOUT FLTTRIEN OCINV DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C
OC2RS 019E OC2RS 0000
OC2R 01A0 OC2R 0000
OC2TMR 01A2 OC2TMR xxxx
OC3CON1 01A4 OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1 ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0 0000
OC3CON2 01A6 FLTMD FLTOUT FLTTRIEN OCINV DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 000C
OC3RS 01A8 OC3RS 0000
OC3R 01AA OC3R 0000
OC3TMR 01AC OC3TMR xxxx
TABLE 4-9: I2C REGISTER MAP

All
Resets
I2C1RCV 0200 I2CRCV 0000

I2C1TRN 0202 I2CTRN 00FF
I2C1BRG 0204 I2CBRG 0000
I2C1CON 0206 I2CEN I2CSIDL SCLREL IPMIEN A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
I2C1STAT 0208 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
I2C1ADD 020A I2CADD 0000
I2C1MSK 020C AMSK9 AMSK8 AMSK7 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK1 AMSK0 0000
I2C2RCV 0210 I2CRCV 0000
I2C2TRN 0212 I2CTRN 00FF
I2C2BRG 0214 I2CBRG 0000
I2C2CON 0216 I2CEN I2CSIDL SCLREL IPMIEN A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN 1000
I2C2STAT 0218 ACKSTAT TRSTAT BCL GCSTAT ADD10 IWCOL I2COV D/A P S R/W RBF TBF 0000
I2C2ADD 021A I2CADD 0000
I2C2MSK 021C AMSK9 AMSK8 AMSK7 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK1 AMSK0 0000
TABLE 4-10: UART REGISTER MAP

File All
Name Resets
U1MODE 0220 UARTEN USIDL IREN RTSMD UEN1 UEN0 WAKE LPBACK ABAUD RXINV BRGH PDSEL1 PDSEL0 STSEL 0000
U1STA 0222 UTXISEL1 UTXINV UTXISEL0 UTXBRK UTXEN UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA 0110
U1TXREG 0224 U1TXREG xxxx
U1RXREG 0226 U1RXREG 0000
U1BRG 0228 BRG 0000
U2MODE 0230 UARTEN USIDL IREN RTSMD UEN1 UEN0 WAKE LPBACK ABAUD RXINV BRGH PDSEL1 PDSEL0 STSEL 0000
U2STA 0232 UTXISEL1 UTXINV UTXISEL0 UTXBRK UTXEN UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA 0110
U2TXREG 0234 U2TXREG xxxx
U2RXREG 0236 U2RXREG 0000
U2BRG 0238 BRG 0000
DS39995B-page 46

DS39995B-page 47
TABLE 4-11: SPI REGISTER MAP
File All
Name Resets
SPI1STAT 0240 SPIEN SPISIDL SPIBEC2 SPIBEC1 SPIBEC0 SRMPT SPIROV SR1MPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF 0000
SPI1CON1 0242 DISSCK DISSDO MODE16 SMP CKE SSEN CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 0000
SPI1CON2 0244 FRMEN SPIFSD SPIFPOL SPIFE SPIBEN 0000
SPI1BUF 0248 SPI1BUF 0000
SPI2STAT 0260 SPIEN SPISIDL SPIBEC2 SPIBEC1 SPIBEC0 SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF 0000
SPI2CON1 0262 DISSCK DISSDO MODE16 SMP CKE SSEN CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 0000
SPI2CON2 0264 FRMEN SPIFSD SPIFPOL SPIFE SPIBEN 0000
SPI2BUF 0268 SPI2BUF 0000
TABLE 4-12: PORTA REGISTER MAP

File All
Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11(2,3) Bit 10(2,3) Bit 9(2,3) Bit 8(2,3) Bit 7(2) Bit 6(4) Bit 5(1) Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Name Resets
TRISA 02C0 TRISA11 TRISA10 TRISA9 TRISA8 TRISA7 TRISA6 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 00DF
PORTA 02C2 RA11 RA10 RA9 RA8 RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0 xxxx
LATA 02C4 LATA11 LATA10 LATA9 LATA8 LATA7 LATA6 LATA4 LATA3 LATA2 LATA1 LATA0 xxxx
ODCA 02C6 ODA11 ODA10 ODA9 ODA8 ODA7 ODA6 ODA4 ODA3 ODA2 ODA1 ODA0 0000
Note 1: This bit is available only when MCLRE = 1.
4: These bits are not implemented in FV devices.
TABLE 4-13: PORTB REGISTER MAP

File All
Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11(1) Bit 10(1) Bit 9 Bit 8 Bit 7 Bit 6(1) Bit 5(1) Bit 4 Bit 3(1) Bit 2 Bit 1 Bit 0
Name Resets
TRISB 02C8 TRISB15 TRISB14 TRISB13 TRISB12 TRISB11 TRISB10 TRISB9 TRISB8 TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 FFFF
PORTB 02CA RB15 RB14 RB13 RB12 RB11 RB10 RB9 RB8 RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx
LATB 02CC LATB15 LATB14 LATB13 LATB12 LATB11 LATB10 LATB9 LATB8 LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0 xxxx
ODCB 02CE ODB15 ODB14 ODB13 ODB12 ODB11 ODB10 ODB9 ODB8 ODB7 ODB6 ODB5 ODB4 ODB3 ODB2 ODB1 ODB0 0000
Note 1: These bits not implemented in 20-pin devices.
TABLE 4-14: PORTC REGISTER MAP(1)

File All
Name Resets
TRISC 02D0 TRISC9 TRISC8 TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 03FF
PORTC 02D2 RC9 RC8 RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 xxxx
LATC 02D4 LATC9 LATC8 LATC7 LATC6 LATC5 LATC4 LATC3 LATC2 LATC1 LATC0 xxxx
ODCC 02D6 ODC9 ODC8 ODC7 ODC6 ODC5 ODC4 ODC3 ODC2 ODC1 ODC0 0000
Note 1: PORTC is not implemented in 20-pin devices or 28-pin devices.
TABLE 4-15: PAD CONFIGURATION REGISTER MAP

File
Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Resets
Name
PADCFG1 02FC SMBUSDEL2 SMBUSDEL1 0000

DS39995B-page 48
DS39995B-page 49
TABLE 4-16: ADC REGISTER MAP
File All
Name Resets
ADC1BUF0 0300 ADC1BUF0 xxxx

ADC1BUF5 030A ADC1BUF5 xxxx
ADC1BUF6 030C ADC1BUF6 xxxx
ADC1BUF7 030E ADC1BUF7 xxxx
ADC1BUF13 031A ADC1BUF13 xxxx
ADC1BUF14 031C ADC1BUF14 xxxx
ADC1BUF15 031E ADC1BUF15 xxxx
AD1CON1 0340 ADON ADSIDL FORM1 FORM0 SSRC3 SSRC2 SSRC1 SSRC0 ASAM SAMP DONE 0000
AD1CON2 0342 PVCFG1 PVCFG0 NVCFG0 OFFCAL BUFREGEN CSCNA BUFS SMPI4 SMPI3 SMPI2 SMPI1 SMPI0 BUFM ALTS 0000
AD1CON3 0344 ADRC EXTSAM SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 ADCS7 ADCS6 ADCS5 ADCS4 ADCS3 ADCS2 ADCS1 ADCS0 0000
AD1CHS 0348 CH0NB2 CH0NB1 CH0NB0 CH0SB4 CH0SB3 CH0SB2 CH0SB1 CH0SB0 CH0NA2 CH0NA1 CH0NA0 CH0SA4 CH0SA3 CH0SA2 CH0SA1 CH0SA0 0000
AD1CSSH 034E CSSL30 CSSL29 CSSL28 CSSL27 CSSL26 CSSL17 CSSL16 0000
AD1CSSL 0350 CSSL15 CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL9 CSSL8 CSSL7 CSSL6 CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000
AD1CON5 0354 ASEN LPEN CTMUREQ BGREQ VRSREQ ASINT1 ASINT0 WM1 WM0 CM1 CM0 0000
AD1CHITH 0356 CHH17 CHH16
0000
AD1CHITL 0358 CHH15 CHH14 CHH13 CHH12 CHH11 CHH10 CHH9 CHH8 CHH7 CHH6 CHH5 CHH4 CHH3 CHH2 CHH1 CHH0 0000
TABLE 4-17: CTMU REGISTER MAP

All
Resets
CTMUCON1 035A CTMUEN CTMUSIDL TGEN EDGEN EDGSEQEN IDISSEN CTTRIG 0000
CTMUCON2 035C EDG1EDGE EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 EDG1SEL0 EDG2 EDG1 EDG2EDGE EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 0000
CTMUICON 035E ITRIM5 ITRIM4 ITRIM3 ITRIM2 ITRIM1 ITRIM0 IRNG1 IRNG0 0000
AD1CTMUENH 0360 CTMEN17 CTMEN16 0000
AD1CTMUENL 0362 CTMEN15 CTMEN14 CTMEN13 CTMEN12 CTMEN11 CTMEN10 CTMEN9 CTMEN8 CTMEN7 CTMEN6 CTMEN5 CTMEN4 CTMEN3 CTMEN2 CTMEN1 CTMEN0 0000
TABLE 4-18: ANALOG SELECT REGISTER MAP

All
Resets
ANSA 04E0 ANSA3 ANSA2 ANSA1 ANSA0 000F

ANSB 04E2 ANSB15 ANSB14 ANSB13 ANSB12 ANSB4 ANSB3(1) ANSB2 ANSB1 ANSB0 F01F
ANSC 04E4 ANSC2(1,2) ANSC1(1,2) ANSC0(1) 0007
Note 1: These bits are not implemented in 20-pin devices.
TABLE 4-19: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

All
Resets
ALRMVAL 0620 ALRMVAL xxxx

ALCFGRPT 0622 ALRMEN CHIME AMASK3 AMASK2 AMASK1 AMASK0 ALRMPTR1 ALRMPTR0 ARPT7 ARPT6 ARPT5 ARPT4 ARPT3 ARPT2 ARPT1 ARPT0 0000
RTCVAL 0624 RTCVAL xxxx
RCFGCAL 0626 RTCEN RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR1 RTCPTR0 CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 0000
RTCPWC 0628 PWCEN PWCPOL PWCCPRE PWCSPRE RTCCLK1 RTCCLK0 RTCOUT1 RTCOUT0 xxxx
TABLE 4-20: TRIPLE COMPARATOR REGISTER MAP

File All
Name Resets
CMSTAT 0630 CMIDL C3EVT C2EVT C1EVT C3OUT C2OUT C1OUT xxxx
DS39995B-page 50
CVRCON 0632 CVREN CVROE CVRSS CVR4 CVR3 CVR2 CVR1 CVR0 0000
CM1CON 0634 CON COE CPOL CLPWR CEVT COUT EVPOL1 EVPOL0 CREF CCH1 CCH0 xxxx
CM2CON 0636 CON COE CPOL CLPWR CEVT COUT EVPOL1 EVPOL0 CREF CCH1 CCH0 0000
CM3CON 0638 CON COE CPOL CLPWR CEVT COUT EVPOL1 EVPOL0 CREF CCH1 CCH0 0000
DS39995B-page 51
TABLE 4-21: CRC REGISTER MAP
File All
Name Resets
CRCCON1 0640 CRCEN CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN 0000
CRCCON2 0642 DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 PLEN4 PLEN3 PLEN2 PLEN1 PLEN0 0000
CRCXORL 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 0000
CRCXORH 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 X19 X18 X17 X16 0000
CRCDATL 0648 CRCDATL xxxx
CRCDATH 064A CRCDATH xxxx
CRCWDATL 064C CRCWDATL xxxx
CRCWDATH 064E CRCWDATH xxxx
TABLE 4-22: CLOCK CONTROL REGISTER MAP

All
Resets
RCON 0740 TRAPR IOPUWR SBOREN LVREN DPSLP CM PMSLP EXTR SWR SWDTEN WDTO SLEEP IDLE BOR POR (Note 1)
OSCCON 0742 COSC2 COSC1 COSC0 NOSC2 NOSC1 NOSC0 CLKLOCK LOCK CF SOSCDRV SOSCEN OSWEN (Note 2)
CLKDIV 0744 ROI DOZE2 DOZE1 DOZE0 DOZEN RCDIV2 RCDIV1 RCDIV0 3140
OSCTUN 0748 TUN5 TUN4 TUN3 TUN2 TUN1 TUN0 0000
REFOCON 074E ROEN ROSSLP ROSEL RODIV3 RODIV2 RODIV1 RODIV0 0000
HLVDCON 0756 HLVDEN HLSIDL VDIR BGVST IRVST HLVDL3 HLVDL2 HLVDL1 HLVDL0 0000
Note 1: RCON register Reset values are dependent on type of Reset.
2: OSCCON register Reset values are dependent on configuration fuses and by type of Reset.
TABLE 4-23: DEEP SLEEP REGISTER MAP

All
Resets(1)
DSCON 0758 DSEN RTCCWDIS ULPWDIS DSBOR RELEASE 0000

DSWAKE 075A DSINT0 DSFLT DSWDT DSRTCC DSMCLR DSPOR 0000
DSGPR0 075C DSGPR0 0000
DSGPR1 075E DSGPR1 0000
Note 1: The Deep Sleep registers DSGPR0 and DSGPR1 are only reset on a VDD POR event.
TABLE 4-24: NVM REGISTER MAP
All
Resets
NVMCON 0760 WR WREN WRERR PGMONLY ERASE NVMOP5 NVMOP4 NVMOP3 NVMOP2 NVMOP1 NVMOP0 0000
NVMKEY 0766 NVMKEY 0000
Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.
TABLE 4-25: ULTRA LOW-POWER WAKE-UP REGISTER MAP

All
Resets
ULPWCON 0768 ULPEN ULPSIDL ULPSINK 0000

TABLE 4-26: PMD REGISTER MAP

File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Resets
PMD1 0770 T5MD T4MD T3MD T2MD T1MD I2C1MD U2MD U1MD SPI2MD SPI1MD ADC1MD 0000
PMD2 0772 IC3MD IC2MD IC1MD OC3MD OC2MD OC1MD 0000
PMD3 0774 CMPMD RTCCMD CRCPMD I2C2MD 0000
PMD4 0776 ULPWUMD EEMD REFOMD CTMUMD HLVDMD 0000
DS39995B-page 52
4.2.5 SOFTWARE STACK 4.3 Interfacing Program and Data
In addition to its use as a working register, the W15 Memory Spaces
register in PIC24F devices is also used as a Software
The PIC24F architecture uses a 24-bit wide program
Stack Pointer. The pointer always points to the first
space and 16-bit wide data space. The architecture is
available free word and grows from lower to higher
also a modified Harvard scheme, meaning that data
addresses. It predecrements for stack pops and
can also be present in the program space. To use this
post-increments for stack pushes, as shown in
data successfully, it must be accessed in a way that
Figure 4-4.
preserves the alignment of information in both spaces.
Note that for a PC push during any CALL instruction,
Apart from the normal execution, the PIC24F
the MSB of the PC is zero-extended before the push,
architecture provides two methods by which the
ensuring that the MSB is always clear.
program space can be accessed during operation:
Note: A PC push during exception processing Using table instructions to access individual bytes
will concatenate the SRL register to the or words anywhere in the program space
MSB of the PC prior to the push. Remapping a portion of the program space into
The Stack Pointer Limit Value (SPLIM) register, the data space, PSV
associated with the Stack Pointer, sets an upper Table instructions allow an application to read or write
address boundary for the stack. SPLIM is uninitialized small areas of the program memory. This makes the
at Reset. As is the case for the Stack Pointer, method ideal for accessing data tables that need to be
SPLIM<0> is forced to 0 as all stack operations must updated from time to time. It also allows access to all
be word-aligned. Whenever an EA is generated, using bytes of the program word. The remapping method
W15 as a source or destination pointer, the resulting allows an application to access a large block of data on
address is compared with the value in SPLIM. If the a read-only basis, which is ideal for look-ups from a
contents of the Stack Pointer (W15) and the SPLIM large table of static data. It can only access the least
register are equal, and a push operation is performed, significant word (lsw) of the program word.
a stack error trap will not occur. The stack error trap will
occur on a subsequent push operation. 4.3.1 ADDRESSING PROGRAM SPACE
Thus, for example, if it is desirable to cause a stack Since the address ranges for the data and program
error trap when the stack grows beyond address, spaces are 16 and 24 bits, respectively, a method is
0DF6, in RAM, initialize the SPLIM with the value, needed to create a 23-bit or 24-bit program address
0DF4. from 16-bit data registers. The solution depends on the
Similarly, a Stack Pointer underflow (stack error) trap is interface method to be used.
generated when the Stack Pointer address is found to For table operations, the 8-bit Table Memory Page
be less than 0800h. This prevents the stack from Address register (TBLPAG) is used to define a 32K word
interfering with the Special Function Register (SFR) region within the program space. This is concatenated
space. with a 16-bit EA to arrive at a full 24-bit program space
address. In this format, the Most Significant bit (MSb) of
Note: A write to the SPLIM register should not
TBLPAG is used to determine if the operation occurs in
be immediately followed by an indirect
the user memory (TBLPAG<7> = 0) or the configuration
read operation using W15.
memory (TBLPAG<7> = 1).
For remapping operations, the 8-bit Program Space
FIGURE 4-4: CALL STACK FRAME
Visibility Page Address register (PSVPAG) is used to
0000h 15 0
define a 16K word page in the program space. When
the MSb of the EA is 1, PSVPAG is concatenated with
the lower 15 bits of the EA to form a 23-bit program
space address. Unlike the table operations, this limits
Stack Grows Towards
remapping operations strictly to the user memory area.

Higher Address
Table 4-27 and Figure 4-5 show how the program EA is

PC<15:0> W15 (before CALL) created for table operations and remapping accesses
000000000 PC<22:16> from the data EA. Here, P<23:0> bits refer to a program
<Free Word> W15 (after CALL) space word, whereas the D<15:0> bits refer to a data
space word.
POP : [--W15]
PUSH : [W15++]

TABLE 4-27: PROGRAM SPACE ADDRESS CONSTRUCTION
Access Program Space Address
Access Type
Space <23> <22:16> <15> <14:1> <0>
Instruction Access User 0 PC<22:1> 0
(Code Execution) 0xx xxxx xxxx xxxx xxxx xxx0
TBLRD/TBLWT User TBLPAG<7:0> Data EA<15:0>
(Byte/Word Read/Write) 0xxx xxxx xxxx xxxx xxxx xxxx
Configuration TBLPAG<7:0> Data EA<15:0>
1xxx xxxx xxxx xxxx xxxx xxxx
Program Space Visibility User 0 PSVPAG<7:0>(2) Data EA<14:0>(1)
(Block Remap/Read) 0 xxxx xxxx xxx xxxx xxxx xxxx
Note 1: Data EA<15> is always 1 in this case, but is not used in calculating the program space address. Bit 15 of
the address is PSVPAG<0>.
2: PSVPAG can have only two values (00 to access program memory and FF to access data EEPROM) on
the PIC24FV32KA304 family.
FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION
Program Counter(1) 0 Program Counter 0
23 Bits
EA 1/0
Table Operations(2) 1/0 TBLPAG
8 bits 16 bits
24 Bits
Select
1 EA 0
Program Space Visibility(1)

0 PSVPAG
(Remapping)
8 bits 15 bits
23 bits
User/Configuration Byte Select

Space Select
Note 1: The LSb of program space addresses is always fixed as 0 in order to maintain word alignment of data in the
program and data spaces.
2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration
memory space.

4.3.2 DATA ACCESS FROM PROGRAM Two table instructions are provided to move byte or
MEMORY AND DATA EEPROM word-sized (16-bit) data to and from program space.
MEMORY USING TABLE Both function as either byte or word operations.
INSTRUCTIONS 1. TBLRDL (Table Read Low): In Word mode, it
The TBLRDL and TBLWTL instructions offer a direct maps the lower word of the program space
method of reading or writing the lower word of any location (P<15:0>) to a data address (D<15:0>).
address within the program memory without going In Byte mode, either the upper or lower byte of
through data space. It also offers a direct method of the lower program word is mapped to the lower
reading or writing a word of any address within data byte of a data address. The upper byte is
EEPROM memory. The TBLRDH and TBLWTH selected when byte select is 1; the lower byte
instructions are the only method to read or write the is selected when it is 0.
upper 8 bits of a program space word as data. 2. TBLRDH (Table Read High): In Word mode, it
Note: The TBLRDH and TBLWTH instructions are maps the entire upper word of a program address
not used while accessing data EEPROM (P<23:16>) to a data address. Note that
memory. D<15:8>, the phantom byte, will always be 0.
In Byte mode, it maps the upper or lower byte of
The PC is incremented by two for each successive
the program word to D<7:0> of the data
24-bit program word. This allows program memory
address, as above. Note that the data will
addresses to directly map to data space addresses.
always be 0 when the upper phantom byte is
Program memory can thus be regarded as two 16-bit
selected (byte select = 1).
word-wide address spaces, residing side by side, each
with the same address range. TBLRDL and TBLWTL
access the space which contains the least significant
data word, and TBLRDH and TBLWTH access the space
which contains the upper data byte.

In a similar fashion, two table instructions, TBLWTH TBLPAG<7> = 0, the table page is located in the user
and TBLWTL, are used to write individual bytes or memory space. When TBLPAG<7> = 1, the page is
words to a program space address. The details of located in configuration space.
their operation are explained in Section 5.0 Flash
Note: Only table read operations will execute in
Program Memory.
the configuration memory space, and only
For all table operations, the area of program memory then, in implemented areas, such as the
space to be accessed is determined by the Table Device ID. Table write operations are not
Memory Page Address register (TBLPAG). TBLPAG allowed.
covers the entire program memory space of the
device, including user and configuration spaces. When
FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS
Program Space
Data EA<15:0>
TBLPAG
00 23 16 8 0
00000000
23 15 0 000000h
00000000
00000000
002BFEh 00000000
Phantom Byte
TBLRDH.B (Wn<0> = 0)
TBLRDL.B (Wn<0> = 1)
TBLRDL.B (Wn<0> = 0)
TBLRDL.W
The address for the table operation is determined by the data EA

within the page defined by the TBLPAG register. Only read
800000h operations are provided; write operations are also valid in the
user memory area.

4.3.3 READING DATA FROM PROGRAM Although each data space address, 8000h and higher,
MEMORY USING PROGRAM SPACE maps directly into a corresponding program memory
VISIBILITY address (see Figure 4-7), only the lower 16 bits of the
24-bit program word are used to contain the data. The
The upper 32 Kbytes of data space may optionally be upper 8 bits of any program space location used as data
mapped into an 16K word page (in PIC24FV16KA3XX should be programmed with 1111 1111 or 0000
devices) and a 32K word page (in PIC24FV32KA3XX 0000 to force a NOP. This prevents possible issues
devices) of the program space. This provides should the area of code ever be accidentally executed.
transparent access of stored constant data from the
data space without the need to use special instructions Note: PSV access is temporarily disabled during
(i.e., TBLRDL/H). table reads/writes.
Program space access through the data space occurs For operations that use PSV and are executed outside a
if the MSb of the data space EA is 1 and PSV is REPEAT loop, the MOV and MOV.D instructions will require
enabled by setting the PSV bit in the CPU Control one instruction cycle in addition to the specified execution
(CORCON<2>) register. The location of the program time. All other instructions will require two instruction
memory space to be mapped into the data space is cycles in addition to the specified execution time.
determined by the Program Space Visibility Page
For operations that use PSV, which are executed inside
Address (PSVPAG) register. This 8-bit register defines
a REPEAT loop, there will be some instances that
any one of 256 possible pages of 16K words in
require two instruction cycles in addition to the
program space. In effect, PSVPAG functions as the
specified execution time of the instruction:
upper 8 bits of the program memory address, with the
15 bits of the EA functioning as the lower bits. Execution in the first iteration
Execution in the last iteration
By incrementing the PC by 2 for each program memory
word, the lower 15 bits of data space addresses directly Execution prior to exiting the loop due to an
map to the lower 15 bits in the corresponding program interrupt
space addresses. Execution upon re-entering the loop after an
interrupt is serviced
Data reads from this area add an additional cycle to the
instruction being executed, since two program memory Any other iteration of the REPEAT loop will allow the
fetches are required. instruction accessing data, using PSV, to execute in a
single cycle.
FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION

When CORCON<2> = 1 and EA<15> = 1:
Program Space Data Space

PSVPAG 23 15 0
000000h 0000h
00 Data EA<14:0>
002BFEh
The data in the page
designated by
PSVPAG is mapped
into the upper half of
the data memory 8000h
space....
PSV Area
...while the lower 15 bits
of the EA specify an exact
address within the PSV
FFFFh area. This corresponds
exactly to the same lower
15 bits of the actual
program space address.
800000h

NOTES:

5.0 FLASH PROGRAM MEMORY Run Time Self Programming (RTSP) is accomplished
using TBLRD (table read) and TBLWT (table write)
Note: This data sheet summarizes the features of instructions. With RTSP, the user may write program
this group of PIC24F devices. It is not memory data in blocks of 32 instructions (96 bytes) at
intended to be a comprehensive reference a time, and erase program memory in blocks of 32, 64
source. For more information on Flash pro- and 128 instructions (96,192 and 384 bytes) at a time.
gramming, refer to the PIC24F Family The NVMOP<1:0> (NVMCON<1:0>) bits decide the
Reference Manual, Section 4. Program erase block size.
Memory (DS39715).
The PIC24FV32KA304 of devices contains internal 5.1 Table Instructions and Flash
Flash program memory for storing and executing appli- Programming
cation code. The memory is readable, writable and
erasable when operating with VDD over 1.8V. Regardless of the method used, Flash memory
programming is done with the table read and write
Flash memory can be programmed in three ways: instructions. These allow direct read and write access to
In-Circuit Serial Programming (ICSP) the program memory space from the data memory while
Run-Time Self Programming (RTSP) the device is in normal operating mode. The 24-bit target
Enhanced In-Circuit Serial Programming address in the program memory is formed using the
(Enhanced ICSP) TBLPAG<7:0> bits and the Effective Address (EA) from
a W register, specified in the table instruction, as
ICSP allows a PIC24FV32KA304 device to be serially depicted in Figure 5-1.
programmed while in the end application circuit. This is
simply done with two lines for the programming clock The TBLRDL and the TBLWTL instructions are used to
and programming data (which are named PGECx and read or write to bits<15:0> of program memory.
PGEDx, respectively), and three other lines for power TBLRDL and TBLWTL can access program memory in
(VDD), ground (VSS) and Master Clear/Program mode both Word and Byte modes.
Entry Voltage (MCLR/VPP). This allows customers to The TBLRDH and TBLWTH instructions are used to read
manufacture boards with unprogrammed devices and or write to bits<23:16> of program memory. TBLRDH
then program the microcontroller just before shipping and TBLWTH can also access program memory in Word
the product. This also allows the most recent firmware or Byte mode.
or custom firmware to be programmed.
FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS
24 Bits
Using
Program 0 Program Counter 0
Counter
Working Reg EA
Using 1/0 TBLPAG Reg

Table
Instruction
8 Bits 16 Bits
User/Configuration Byte
Space Select 24-Bit EA Select

5.2 RTSP Operation 5.3 Enhanced In-Circuit Serial
The PIC24F Flash program memory array is organized
Programming
into rows of 32 instructions or 96 bytes. RTSP allows Enhanced ICSP uses an on-board bootloader, known
the user to erase blocks of 1 row, 2 rows and 4 rows as the program executive, to manage the programming
(32, 64 and 128 instructions) at a time and to program process. Using an SPI data frame format, the program
one row at a time. It is also possible to program single executive can erase, program and verify program
words. memory. For more information on Enhanced ICSP, see
The 1-row (96 bytes), 2-row (192 bytes) and 4-row the device programming specification.
(384 bytes) erase blocks and single row write block
(96 bytes) are edge-aligned, from the beginning of 5.4 Control Registers
program memory.
There are two SFRs used to read and write the
When data is written to program memory using TBLWT program Flash memory: NVMCON and NVMKEY.
instructions, the data is not written directly to memory.
Instead, data written using table writes is stored in holding The NVMCON register (Register 5-1) controls the blocks
latches until the programming sequence is executed. that need to be erased, which memory type is to be
programmed and when the programming cycle starts.
Any number of TBLWT instructions can be executed
and a write will be successfully performed. However, NVMKEY is a write-only register that is used for write
32 TBLWT instructions are required to write the full row protection. To start a programming or erase sequence,
of memory. the user must consecutively write 55h and AAh to the
NVMKEY register. For more information, refer to
The basic sequence for RTSP programming is to set up Section 5.5 Programming Operations.
a Table Pointer, then do a series of TBLWT instructions to
load the buffers. Programming is performed by setting
5.5 Programming Operations
the control bits in the NVMCON register.
Data can be loaded in any order and the holding A complete programming sequence is necessary for
registers can be written to multiple times before programming or erasing the internal Flash in RTSP
performing a write operation. Subsequent writes, mode. During a programming or erase operation, the
however, will wipe out any previous writes. processor stalls (waits) until the operation is finished.
Setting the WR bit (NVMCON<15>) starts the
Note: Writing to a location multiple times without operation and the WR bit is automatically cleared when
erasing it is not recommended. the operation is finished.
All of the table write operations are single-word writes
(two instruction cycles), because only the buffers are
written. A programming cycle is required for
programming each row.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER
R/SO-0, HC R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0

WR WREN WRERR PGMONLY(4)
bit 15 bit 8
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

(1) (1) (1) (1) (1)
ERASE NVMOP5 NVMOP4 NVMOP3 NVMOP2 NVMOP1 NVMOP0(1)
bit 7 bit 0
Legend: SO = Settable Only bit HC = Hardware Clearable bit

-n = Value at POR 1 = Bit is set R = Readable bit W = Writable bit
0 = Bit is cleared x = Bit is unknown U = Unimplemented bit, read as 0
bit 15 WR: Write Control bit

1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is
cleared by hardware once the operation is complete.
0 = Program or erase operation is complete and inactive
bit 14 WREN: Write Enable bit
1 = Enable Flash program/erase operations
0 = Inhibit Flash program/erase operations
bit 13 WRERR: Write Sequence Error Flag bit
1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically
on any set attempt of the WR bit)
0 = The program or erase operation completed normally
bit 12 PGMONLY: Program Only Enable bit(4)
bit 6 ERASE: Erase/Program Enable bit
1 = Perform the erase operation specified by NVMOP<5:0> on the next WR command
0 = Perform the program operation specified by NVMOP<5:0> on the next WR command
bit 5-0 NVMOP<5:0>: Programming Operation Command Byte bits(1)
Erase Operations (when ERASE bit is 1):
1010xx = Erase entire boot block (including code-protected boot block)(2)
1001xx = Erase entire memory (including boot block, configuration block, general block)(2)
011010 = Erase 4 rows of Flash memory(3)
011001 = Erase 2 rows of Flash memory(3)
011000 = Erase 1 row of Flash memory(3)
0101xx = Erase entire configuration block (except code protection bits)
0100xx = Erase entire data EEPROM(4)
0011xx = Erase entire general memory block programming operations
0001xx = Write 1 row of Flash memory (when ERASE bit is 0)(3)
Note 1: All other combinations of NVMOP<5:0> are no operation.

2: Available in ICSP mode only. Refer to device programming specification.
3: The address in the Table Pointer decides which rows will be erased.
4: This bit is used only while accessing data EEPROM.

5.5.1 PROGRAMMING ALGORITHM FOR 4. Write the first 32 instructions from data RAM into
FLASH PROGRAM MEMORY the program memory buffers (see Example 5-1).
The user can program one row of Flash program 5. Write the program block to Flash memory:
memory at a time by erasing the programmable row. a) Set the NVMOP bits to 011000 to
The general process is as follows: configure for row programming. Clear the
ERASE bit and set the WREN bit.
1. Read a row of program memory (32 instructions)
and store in data RAM. b) Write 55h to NVMKEY.
2. Update the program data in RAM with the c) Write AAh to NVMKEY.
desired new data. d) Set the WR bit. The programming cycle
3. Erase a row (see Example 5-1): begins and the CPU stalls for the duration of
the write cycle. When the write to Flash
a) Set the NVMOP bits (NVMCON<5:0>) to
memory is done, the WR bit is cleared
011000 to configure for row erase. Set the
automatically.
ERASE (NVMCON<6>) and WREN
(NVMCON<14>) bits. For protection against accidental operations, the write
b) Write the starting address of the block to be initiate sequence for NVMKEY must be used to allow
erased into the TBLPAG and W registers. any erase or program operation to proceed. After the
programming command has been executed, the user
c) Write 55h to NVMKEY.
must wait for the programming time until programming
d) Write AAh to NVMKEY. is complete. The two instructions following the start of
e) Set the WR bit (NVMCON<15>). The erase the programming sequence should be NOPs, as shown
cycle begins and the CPU stalls for the in Example 5-5.
duration of the erase cycle. When the erase is
done, the WR bit is cleared automatically.
EXAMPLE 5-1: ERASING A PROGRAM MEMORY ROW ASSEMBLY LANGUAGE CODE

; Set up NVMCON for row erase operation
MOV #0x4058, W0 ;
MOV W0, NVMCON ; Initialize NVMCON
; Init pointer to row to be ERASED
MOV #tblpage(PROG_ADDR), W0 ;
MOV W0, TBLPAG ; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0 ; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0] ; Set base address of erase block
DISI #5 ; Block all interrupts
for next 5 instructions
MOV #0x55, W0
MOV W0, NVMKEY ; Write the 55 key
MOV #0xAA, W1 ;
MOV W1, NVMKEY ; Write the AA key
BSET NVMCON, #WR ; Start the erase sequence
NOP ; Insert two NOPs after the erase
NOP ; command is asserted

EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW C LANGUAGE CODE
// C example using MPLAB C30
int __attribute__ ((space(auto_psv))) progAddr = &progAddr;// Global variable located in Pgm Memory
unsigned int offset;
//Set up pointer to the first memory location to be written
TBLPAG = __builtin_tblpage(&progAddr); // Initialize PM Page Boundary SFR

offset = &progAddr & 0xFFFF; // Initialize lower word of address
__builtin_tblwtl(offset, 0x0000); // Set base address of erase block

// with dummy latch write
NVMCON = 0x4058; // Initialize NVMCON
asm("DISI #5"); // Block all interrupts for next 5

// instructions
__builtin_write_NVM(); // C30 function to perform unlock
// sequence and set WR
EXAMPLE 5-3: LOADING THE WRITE BUFFERS ASSEMBLY LANGUAGE CODE

; Set up NVMCON for row programming operations
MOV #0x4004, W0 ;
MOV W0, NVMCON ; Initialize NVMCON
; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled
MOV #0x0000, W0 ;
MOV W0, TBLPAG ; Initialize PM Page Boundary SFR
MOV #0x6000, W0 ; An example program memory address
; Perform the TBLWT instructions to write the latches
; 0th_program_word
MOV #LOW_WORD_0, W2 ;
MOV #HIGH_BYTE_0, W3 ;
TBLWTL W2, [W0] ; Write PM low word into program latch
TBLWTH W3, [W0++] ; Write PM high byte into program latch
; 1st_program_word
; 2nd_program_word

; 32nd_program_word
TBLWTH W3, [W0] ; Write PM high byte into program latch

EXAMPLE 5-4: LOADING THE WRITE BUFFERS C LANGUAGE CODE
#define NUM_INSTRUCTION_PER_ROW 64
int __attribute__ ((space(auto_psv))) progAddr = &progAddr;// Global variable located in Pgm Memory
unsigned int i;
unsigned int progData[2*NUM_INSTRUCTION_PER_ROW]; // Buffer of data to write
//Set up NVMCON for row programming

NVMCON = 0x4001; // Initialize NVMCON
//Set up pointer to the first memory location to be written

TBLPAG = __builtin_tblpage(&progAddr); // Initialize PM Page Boundary SFR
offset = &progAddr & 0xFFFF; // Initialize lower word of address
//Perform TBLWT instructions to write necessary number of latches

for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)
{
__builtin_tblwtl(offset, progData[i++]); // Write to address low word
__builtin_tblwth(offset, progData[i]); // Write to upper byte
offset = offset + 2; // Increment address
}
EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE ASSEMBLY LANGUAGE CODE

DISI #5 ; Block all interrupts
for next 5 instructions
MOV #0x55, W0
MOV W0, NVMKEY ; Write the 55 key
MOV #0xAA, W1 ;
MOV W1, NVMKEY ; Write the AA key
BSET NVMCON, #WR ; Start the erase sequence
NOP ; 2 NOPs required after setting WR
NOP ;
BTSC NVMCON, #15 ; Wait for the sequence to be completed
BRA $-2 ;
EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE C LANGUAGE CODE

asm("DISI #5"); // Block all interrupts for next 5 instructions
__builtin_write_NVM(); // Perform unlock sequence and set WR

EXAMPLE 5-7: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY
; Setup a pointer to data Program Memory
MOV #tblpage(PROG_ADDR), W0 ;
MOV W0, TBLPAG ;Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0 ;Initialize a register with program memory address
MOV #LOW_WORD_N, W2 ;
MOV #HIGH_BYTE_N, W3 ;
; Setup NVMCON for programming one word to data Program Memory
MOV #0x4003, W0 ;
MOV W0, NVMCON ; Set NVMOP bits to 0011
DISI #5 ; Disable interrupts while the KEY sequence is written
MOV #0x55, W0 ; Write the key sequence
MOV W0, NVMKEY
MOV #0xAA, W0
MOV W0, NVMKEY
BSET NVMCON, #WR ; Start the write cycle

NOTES:

6.0 DATA EEPROM MEMORY 6.1 NVMCON Register
Note: This data sheet summarizes the features The NVMCON register (Register 6-1) is also the primary
of this group of PIC24F devices. It is not control register for data EEPROM program/erase
intended to be a comprehensive operations. The upper byte contains the control bits
reference source. For more information used to start the program or erase cycle, and the flag bit
on Data EEPROM, refer to the PIC24F to indicate if the operation was successfully performed.
Family Reference Manual, Section 5. The lower byte of NVMCOM configures the type of NVM
Data EEPROM (DS39720). operation that will be performed.
The data EEPROM memory is a Nonvolatile Memory 6.2 NVMKEY Register

(NVM), separate from the program and volatile data
RAM. Data EEPROM memory is based on the same The NVMKEY is a write-only register that is used to
Flash technology as program memory, and is optimized prevent accidental writes or erasures of data EEPROM
for both long retention and a higher number of locations.
erase/write cycles. To start any programming or erase sequence, the
The data EEPROM is mapped to the top of the user following instructions must be executed first, in the
program memory space, with the top address at exact order provided:
program memory address, 7FFE00h to 7FFFFFh. The 1. Write 55h to NVMKEY.
size of the data EEPROM is 256 words in 2. Write AAh to NVMKEY.
PIC24FV32KA304 devices.
After this sequence, a write will be allowed to the
The data EEPROM is organized as 16-bit wide NVMCON register for one instruction cycle. In most
memory. Each word is directly addressable, and is cases, the user will simply need to set the WR bit in the
readable and writable during normal operation over the NVMCON register to start the program or erase cycle.
entire VDD range. Interrupts should be disabled during the unlock
Unlike the Flash program memory, normal program sequence.
execution is not stopped during a data EEPROM The MPLAB C30 C compiler provides a defined library
program or erase operation. procedure (builtin_write_NVM) to perform the
The data EEPROM programming operations are unlock sequence. Example 6-1 illustrates how the
controlled using the three NVM Control registers: unlock sequence can be performed with in-line
NVMCON: Nonvolatile Memory Control Register assembly.
NVMKEY: Nonvolatile Memory Key Register
NVMADR: Nonvolatile Memory Address Register
EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

//Disable Interrupts For 5 instructions
asm volatile("disi #5");
//Issue Unlock Sequence
asm volatile("mov #0x55, W0 \n"
"mov W0, NVMKEY \n"
"mov #0xAA, W1 \n"
"mov W1, NVMKEY \n");
// Perform Write/Erase operations
asm volatile ("bset NVMCON, #WR \n"
"nop \n"
"nop \n");

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER
R/S-0, HC R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0
WR WREN WRERR PGMONLY
bit 15 bit 8
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ERASE NVMOP5 NVMOP4 NVMOP3 NVMOP2 NVMOP1 NVMOP0
bit 7 bit 0
Legend: HC = Hardware Clearable bit U = Unimplemented bit, read as 0

R = Readable bit W = Writable bit S = Settable bit
bit 15 WR: Write Control bit (program or erase)

1 = Initiates a data EEPROM erase or write cycle (can be set but not cleared in software)
0 = Write cycle is complete (cleared automatically by hardware)
bit 14 WREN: Write Enable bit (erase or program)
1 = Enable an erase or program operation
0 = No operation allowed (device clears this bit on completion of the write/erase operation)
bit 13 WRERR: Flash Error Flag bit
1 = A write operation is prematurely terminated (any MCLR or WDT Reset during programming
operation)
0 = The write operation completed successfully
bit 12 PGMONLY: Program Only Enable bit
1 = Write operation is executed without erasing target address(es) first
0 = Automatic erase-before-write.
Write operations are preceded automatically by an erase of target address(es).
bit 6 ERASE: Erase Operation Select bit
1 = Perform an erase operation when WR is set
0 = Perform a write operation when WR is set
bit 5-0 NVMOP<5:0>: Programming Operation Command Byte bits
Erase Operations (when ERASE bit is 1):
011010 = Erase 8 words
011001 = Erase 4 words
011000 = Erase 1 word
0100xx = Erase entire data EEPROM
Programming Operations (when ERASE bit is 0):
001xx = Write 1 word

6.3 NVM Address Register Like program memory operations, the Least Significant
bit (LSb) of NVMADR is restricted to even addresses.
As with Flash program memory, the NVM Address This is because any given address in the data
Registers, NVMADRU and NVMADR, form the 24-bit EEPROM space consists of only the lower word of the
Effective Address (EA) of the selected row or word for program memory width; the upper word, including the
data EEPROM operations. The NVMADRU register is uppermost phantom byte, are unavailable. This
used to hold the upper 8 bits of the EA, while the means that the LSb of a data EEPROM address will
NVMADR register is used to hold the lower 16 bits of always be 0.
the EA. These registers are not mapped into the
Special Function Register (SFR) space; instead, they Similarly, the Most Significant bit (MSb) of NVMADRU
directly capture the EA<23:0> of the last table write is always 0, since all addresses lie in the user program
instruction that has been executed and selects the data space.
EEPROM row to erase. Figure 6-1 depicts the program
memory EA that is formed for programming and erase
operations.
FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS
24-Bit PM Address
7Fh xxxxh
0 TBLPAG W Register EA 0
NVMADRU NVMADR
6.4 Data EEPROM Operations Note 1: Unexpected results will be obtained if the
The EEPROM block is accessed using table read and user attempts to read the EEPROM while
write operations similar to those used for program a programming or erase operation is
memory. The TBLWTH and TBLRDH instructions are not underway.
required for data EEPROM operations since the 2: The C30 C compiler includes library
memory is only 16 bits wide (data on the lower address procedures to automatically perform the
is valid only). The following programming operations table read and table write operations,
can be performed on the data EEPROM: manage the Table Pointer and write
Erase one, four or eight words buffers, and unlock and initiate memory
write sequences. This eliminates the
Bulk erase the entire data EEPROM
need to create assembler macros or time
Write one word
critical routines in C for each application.
Read one word
The library procedures are used in the code examples
detailed in the following sections. General descriptions
of each process are provided for users who are not
using the C30 compiler libraries.

6.4.1 ERASE DATA EEPROM A typical erase sequence is provided in Example 6-2.
This example shows how to do a one-word erase.
The data EEPROM can be fully erased, or can be
Similarly, a four-word erase and an eight-word erase
partially erased, at three different sizes: one word, four
can be done. This example uses C library procedures to
words or eight words. The bits, NVMOP<1:0>
manage the Table Pointer (builtin_tblpage and
(NVMCON<1:0>), decide the number of words to be
builtin_tbloffset) and the Erase Page Pointer
erased. To erase partially from the data EEPROM, the
(builtin_tblwtl). The memory unlock sequence
following sequence must be followed:
(builtin_write_NVM) also sets the WR bit to initiate
1. Configure NVMCON to erase the required the operation and returns control when complete.
number of words: one, four or eight.
2. Load TBLPAG and WREG with the EEPROM
address to be erased.
3. Clear NVMIF status bit and enable the NVM
interrupt (optional).
4. Write the key sequence to NVMKEY.
5. Set the WR bit to begin erase cycle.
6. Either poll the WR bit or wait for the NVM
interrupt (NVMIF set).
EXAMPLE 6-2: SINGLE-WORD ERASE

int __attribute__ ((space(eedata))) eeData = 0x1234; // Global variable located in EEPROM
// Set up NVMCON to erase one word of data EEPROM

NVMCON = 0x4058;
// Set up a pointer to the EEPROM location to be erased

TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
offset = __builtin_tbloffset(&eeData); // Initizlize lower word of address
__builtin_tblwtl(offset, 0); // Write EEPROM data to write latch
asm volatile ("disi #5"); // Disable Interrupts For 5 Instructions

__builtin_write_NVM(); // Issue Unlock Sequence & Start Write Cycle
while(NVMCONbits.WR=1); // Optional: Poll WR bit to wait for
// write sequence to complete

6.4.1.1 Data EEPROM Bulk Erase 6.4.2 SINGLE-WORD WRITE
To erase the entire data EEPROM (bulk erase), the To write a single word in the data EEPROM, the
address registers do not need to be configured following sequence must be followed:
because this operation affects the entire data 1. Erase one data EEPROM word (as mentioned in
EEPROM. The following sequence helps in performing the previous section) if PGMONLY bit
a bulk erase: (NVMCON<12>) is set to 1.
1. Configure NVMCON to Bulk Erase mode. 2. Write the data word into the data EEPROM
2. Clear NVMIF status bit and enable NVM latch.
interrupt (optional). 3. Program the data word into the EEPROM:
3. Write the key sequence to NVMKEY. - Configure the NVMCON register to program one
4. Set the WR bit to begin erase cycle. EEPROM word (NVMCON<5:0> = 0001xx).
5. Either poll the WR bit or wait for the NVM - Clear NVMIF status bit and enable NVM
interrupt (NVMIF set). interrupt (optional).
A typical bulk erase sequence is provided in - Write the key sequence to NVMKEY.
Example 6-3. - Set the WR bit to begin erase cycle.
- Either poll the WR bit or wait for the NVM
interrupt (NVMIF set).
- To get cleared, wait until NVMIF is set.
A typical single-word write sequence is provided in
Example 6-4.
EXAMPLE 6-3: DATA EEPROM BULK ERASE

// Set up NVMCON to bulk erase the data EEPROM
NVMCON = 0x4050;
// Disable Interrupts For 5 Instructions

asm volatile ("disi #5");
// Issue Unlock Sequence and Start Erase Cycle

__builtin_write_NVM();
EXAMPLE 6-4: SINGLE-WORD WRITE TO DATA EEPROM

int newData; // New data to write to EEPROM
// Set up NVMCON to erase one word of data EEPROM

NVMCON = 0x4004;

__builtin_tblwtl(offset, newData); // Write EEPROM data to write latch
asm volatile ("disi #5"); // Disable Interrupts For 5 Instructions

__builtin_write_NVM(); // Issue Unlock Sequence & Start Write Cycle
while(NVMCONbits.WR=1); // Optional: Poll WR bit to wait for
// write sequence to complete

6.4.3 READING THE DATA EEPROM A typical read sequence, using the Table Pointer
management (builtin_tblpage and
To read a word from data EEPROM, the table read
builtin_tbloffset) and table read
instruction is used. Since the EEPROM array is only
(builtin_tblrdl) procedures from the C30
16 bits wide, only the TBLRDL instruction is needed.
compiler library, is provided in Example 6-5.
The read operation is performed by loading TBLPAG
and WREG with the address of the EEPROM location Program Space Visibility (PSV) can also be used to
followed by a TBLRDL instruction. read locations in the data EEPROM.
EXAMPLE 6-5: READING THE DATA EEPROM USING THE TBLRD COMMAND
int data; // Data read from EEPROM

data = __builtin_tblrdl(offset); // Write EEPROM data to write latch

7.0 RESETS Any active source of Reset will make the SYSRST
signal active. Many registers associated with the CPU
Note: This data sheet summarizes the features and peripherals are forced to a known Reset state.
of this group of PIC24F devices. It is not Most registers are unaffected by a Reset; their status is
intended to be a comprehensive unknown on Power-on Reset (POR) and unchanged by
reference source. For more information all other Resets.
on Resets, refer to the PIC24F Family
Reference Manual, Section 40. Reset Note: Refer to the specific peripheral or CPU
with Programmable Brown-out Reset section of this manual for register Reset
(DS39728). states.
The Reset module combines all Reset sources and All types of device Reset will set a corresponding status
controls the device Master Reset Signal, SYSRST. The bit in the RCON register to indicate the type of Reset
following is a list of device Reset sources: (see Register 7-1). A POR will clear all bits except for
the BOR and POR bits (RCON<1:0>) which are set.
POR: Power-on Reset The user may set or clear any bit at any time during
MCLR: Pin Reset code execution. The RCON bits only serve as status
SWR: RESET Instruction bits. Setting a particular Reset status bit in software will
WDTR: Watchdog Timer Reset not cause a device Reset to occur.
BOR: Brown-out Reset The RCON register also has other bits associated with
Low-Power BOR/Deep Sleep BOR the Watchdog Timer (WDT) and device power-saving
TRAPR: Trap Conflict Reset states. The function of these bits is discussed in other
IOPUWR: Illegal Opcode Reset sections of this manual.
UWR: Uninitialized W Register Reset
Note: The status bits in the RCON register
A simplified block diagram of the Reset module is should be cleared after they are read so
shown in Figure 7-1. that the next RCON register value after a
device Reset will be meaningful.
FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM
RESET
Instruction
Glitch Filter
MCLR
WDT
Module
Sleep or Idle
VDD Rise POR

Detect SYSRST
VDD
BOREN<1:0>
00 Brown-out BOR
0
Reset
RCON<SBOREN> 01
SLEEP 10 Enable Voltage Regulator
1 11 (PIC24FV32KA3XX only)
Configuration Mismatch
Trap Conflict
Illegal Opcode
Uninitialized W Register

REGISTER 7-1: RCON: RESET CONTROL REGISTER(1)
R/W-0, HS R/W-0, HS R/W-0 R/W-0 U-0 R/C-0, HS R/W-0 R/W-0
TRAPR IOPUWR SBOREN LVREN(3) DPSLP CM PMSLP
bit 15 bit 8
R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-1, HS R/W-1, HS

EXTR SWR SWDTEN(2) WDTO SLEEP IDLE BOR POR
bit 7 bit 0
Legend: C = Clearable bit HS = Hardware Settable bit

bit 15 TRAPR: Trap Reset Flag bit

1 = A Trap Conflict Reset has occurred
0 = A Trap Conflict Reset has not occurred
bit 14 IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit
1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address
Pointer caused a Reset
0 = An illegal opcode or uninitialized W Reset has not occurred
bit 13 SBOREN: Software Enable/Disable of BOR bit
1 = BOR is turned on in software
0 = BOR is turned off in software
bit 12 LVREN: Low-Voltage Sleep Mode(3)
1 = Regulated voltage supply provided solely by the Low-Voltage Regulator (LVREG) during Sleep
0 = Regulated voltage supply provided by the main voltage regulator (HVREG) during Sleep(3)
bit 11 Unimplemented: Read as 0
bit 10 DPSLP: Deep Sleep Mode Flag bit
1 = Deep Sleep has occurred
0 = Deep Sleep has not occurred
bit 9 CM: Configuration Word Mismatch Reset Flag bit
1 = A Configuration Word Mismatch Reset has occurred
0 = A Configuration Word Mismatch Reset has not occurred
bit 8 PMSLP: Program Memory Power During Sleep bit
1 = Program memory bias voltage remains powered during Sleep
0 = Program memory bias voltage is powered down during Sleep and voltage regulator enters Standby mode
bit 7 EXTR: External Reset (MCLR) Pin bit
1 = A Master Clear (pin) Reset has occurred
0 = A Master Clear (pin) Reset has not occurred
bit 6 SWR: Software Reset (Instruction) Flag bit
1 = A RESET instruction has been executed
0 = A RESET instruction has not been executed
bit 5 SWDTEN: Software Enable/Disable of WDT bit(2)
1 = WDT is enabled
0 = WDT is disabled
Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not
cause a device Reset.
2: If the FWDTEN Configuration bit is 1 (unprogrammed), the WDT is always enabled, regardless of the
SWDTEN bit setting.
3: On PIC24FV32KA3xx parts only, not used on PIC24F32KA3XX.

REGISTER 7-1: RCON: RESET CONTROL REGISTER(1) (CONTINUED)
bit 4 WDTO: Watchdog Timer Time-out Flag bit
1 = WDT time-out has occurred
0 = WDT time-out has not occurred
bit 3 SLEEP: Wake-up from Sleep Flag bit
1 = Device has been in Sleep mode
0 = Device has not been in Sleep mode
bit 2 IDLE: Wake-up from Idle Flag bit
1 = Device has been in Idle mode
0 = Device has not been in Idle mode
bit 1 BOR: Brown-out Reset Flag bit
1 = A Brown-out Reset has occurred (the BOR is also set after a POR)
0 = A Brown-out Reset has not occurred
bit 0 POR: Power-on Reset Flag bit
1 = A Power-up Reset has occurred
0 = A Power-up Reset has not occurred
Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not
cause a device Reset.
2: If the FWDTEN Configuration bit is 1 (unprogrammed), the WDT is always enabled, regardless of the
SWDTEN bit setting.
3: On PIC24FV32KA3xx parts only, not used on PIC24F32KA3XX.
TABLE 7-1: RESET FLAG BIT OPERATION

Flag Bit Setting Event Clearing Event
TRAPR (RCON<15>) Trap Conflict Event POR
IOPUWR (RCON<14>) Illegal Opcode or Uninitialized W Register Access POR
CM (RCON<9>) Configuration Mismatch Reset POR
EXTR (RCON<7>) MCLR Reset POR
SWR (RCON<6>) RESET Instruction POR
WDTO (RCON<4>) WDT Time-out PWRSAV Instruction, POR
SLEEP (RCON<3>) PWRSAV #SLEEP Instruction POR
IDLE (RCON<2>) PWRSAV #IDLE Instruction POR
BOR (RCON<1>) POR, BOR
POR (RCON<0>) POR
DPSLP (RCON<10>) PWRSAV #SLEEP instruction with DSCON<DSEN> set POR
Note: All Reset flag bits may be set or cleared by the user software.
7.1 Clock Source Selection at Reset TABLE 7-2: OSCILLATOR SELECTION vs.
TYPE OF RESET (CLOCK
If clock switching is enabled, the system clock source at
SWITCHING ENABLED)
device Reset is chosen, as shown in Table 7-2. If clock
switching is disabled, the system clock source is always Reset Type Clock Source Determinant
selected according to the oscillator Configuration bits.
POR FNOSC Configuration bits
For more information, see Section 9.0 Oscillator
BOR (FNOSC<10:8>)
Configuration.
MCLR COSC Control bits
WDTO (OSCCON<14:12>)
SWR

7.2 Device Reset Times The FSCM delay determines the time at which the
FSCM begins to monitor the system clock source after
The Reset times for various types of device Reset are the SYSRST signal is released.
summarized in Table 7-3. Note that the system Reset
signal, SYSRST, is released after the POR and PWRT
delay times expire.
The time at which the device actually begins to execute
code will also depend on the system oscillator delays,
which include the Oscillator Start-up Timer (OST) and
the PLL lock time. The OST and PLL lock times occur
in parallel with the applicable SYSRST delay times.
TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

System Clock
Reset Type Clock Source SYSRST Delay Notes
Delay
POR(6) EC TPOR + TPWRT 1, 2
FRC, FRCDIV TPOR + TPWRT TFRC 1, 2, 3
LPRC TPOR + TPWRT TLPRC 1, 2, 3
ECPLL TPOR + TPWRT TLOCK 1, 2, 4
FRCPLL TPOR + TPWRT TFRC + TLOCK 1, 2, 3, 4
XT, HS, SOSC TPOR+ TPWRT TOST 1, 2, 5
XTPLL, HSPLL TPOR + TPWRT TOST + TLOCK 1, 2, 4, 5
BOR EC TPWRT 2
FRC, FRCDIV TPWRT TFRC 2, 3
LPRC TPWRT TLPRC 2, 3
ECPLL TPWRT TLOCK 2, 4
FRCPLL TPWRT TFRC + TLOCK 2, 3, 4
XT, HS, SOSC TPWRT TOST 2, 5
XTPLL, HSPLL TPWRT TFRC + TLOCK 2, 3, 4
All Others Any Clock None
Note 1: TPOR = Power-on Reset delay.
2: TPWRT = 64 ms nominal if the Power-up Timer is enabled; otherwise, it is zero.
3: TFRC and TLPRC = RC Oscillator start-up times.
4: TLOCK = PLL lock time.
5: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing
oscillator clock to the system.
6: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with
FRC, and in such cases, FRC start-up time is valid.
Note: For detailed operating frequency and timing specifications, see Section 29.0 Electrical Characteristics.

7.2.1 POR AND LONG OSCILLATOR 7.5 Brown-out Reset (BOR)
START-UP TIMES
The PIC24FV32KA304 family devices implement a
The oscillator start-up circuitry and its associated delay BOR circuit, which provides the user several
timers are not linked to the device Reset delays that configuration and power-saving options. The BOR is
occur at power-up. Some crystal circuits (especially controlled by the BORV<1:0> and BOREN<1:0>
low-frequency crystals) will have a relatively long Configuration bits (FPOR<6:5,1:0>). There are a total
start-up time. Therefore, one or more of the following of four BOR configurations, which are provided in
conditions is possible after SYSRST is released: Table 7-3.
The oscillator circuit has not begun to oscillate. The BOR threshold is set by the BORV<1:0> bits. If
The Oscillator Start-up Timer (OST) has not BOR is enabled (any values of BOREN<1:0>, except
expired (if a crystal oscillator is used). 00), any drop of VDD below the set threshold point will
The PLL has not achieved a lock (if PLL is used). reset the device. The chip will remain in BOR until VDD
rises above the threshold.
The device will not begin to execute code until a valid
clock source has been released to the system. If the Power-up Timer is enabled, it will be invoked after
Therefore, the oscillator and PLL start-up delays must VDD rises above the threshold; then, it will keep the chip
be considered when the Reset delay time must be in Reset for an additional time delay, TPWRT, if VDD
known. drops below the threshold while the power-up timer is
running. The chip goes back into a BOR and the
7.2.2 FAIL-SAFE CLOCK MONITOR Power-up Timer will be initialized. Once VDD rises above
(FSCM) AND DEVICE RESETS the threshold, the Power-up Timer will execute the
additional time delay.
If the FSCM is enabled, it will begin to monitor the
system clock source when SYSRST is released. If a BOR and the Power-up Timer (PWRT) are indepen-
valid clock source is not available at this time, the dently configured. Enabling the BOR Reset does not
device will automatically switch to the FRC Oscillator automatically enable the PWRT.
and the user can switch to the desired crystal oscillator
in the Trap Service Routine (TSR).
7.5.1 SOFTWARE ENABLED BOR
7.3 Special Function Register Reset When BOREN<1:0> = 01, the BOR can be enabled or
States disabled by the user in software. This is done with the
control bit, SBOREN (RCON<13>). Setting SBOREN
Most of the Special Function Registers (SFRs) enables the BOR to function as previously described.
associated with the PIC24F CPU and peripherals are Clearing the SBOREN disables the BOR entirely. The
reset to a particular value at a device Reset. The SFRs SBOREN bit operates only in this mode; otherwise, it is
are grouped by their peripheral or CPU function and their read as 0.
Reset values are specified in each section of this manual.
Placing BOR under software control gives the user the
The Reset value for each SFR does not depend on the additional flexibility of tailoring the application to its
type of Reset with the exception of four registers. The environment without having to reprogram the device to
Reset value for the Reset Control register, RCON, will change the BOR configuration. It also allows the user
depend on the type of device Reset. The Reset value to tailor the incremental current that the BOR
for the Oscillator Control register, OSCCON, will consumes. While the BOR current is typically very
depend on the type of Reset and the programmed small, it may have some impact in low-power
values of the FNOSC bits in the Flash Configuration applications.
Word (FOSCSEL); see Table 7-2. The RCFGCAL and
NVMCON registers are only affected by a POR. Note: Even when the BOR is under software
control, the BOR Reset voltage level is still
7.4 Deep Sleep BOR (DSBOR) set by the BORV<1:0> Configuration bits.
It can not be changed in software.
Deep Sleep BOR is a very low-power BOR circuitry,
used when the device is in Deep Sleep mode. Due to
low current consumption, accuracy may vary.
The DSBOR trip point is around 2.0V. DSBOR is
enabled by configuring DSLPBOR (FDS<6>) = 1.
DSLPBOR will re-arm the POR to ensure the device will
reset if VDD drops below the POR threshold.

7.5.2 DETECTING BOR 7.5.3 DISABLING BOR IN SLEEP MODE
When BOR is enabled, the BOR bit (RCON<1>) is When BOREN<1:0> = 10, BOR remains under
always reset to 1 on any BOR or POR event. This hardware control and operates as previously
makes it difficult to determine if a BOR event has described. However, whenever the device enters Sleep
occurred just by reading the state of BOR alone. A mode, BOR is automatically disabled. When the device
more reliable method is to simultaneously check the returns to any other operating mode, BOR is
state of both POR and BOR. This assumes that the automatically re-enabled.
POR and BOR bits are reset to 0 in the software This mode allows for applications to recover from
immediately after any POR event. If the BOR bit is 1 brown-out situations, while actively executing code
while POR is 0, it can be reliably assumed that a BOR when the device requires BOR protection the most. At
event has occurred. the same time, it saves additional power in Sleep mode
Note: Even when the device exits from Deep by eliminating the small incremental BOR current.
Sleep mode, both the POR and BOR are Note: BOR levels differ depending on device type;
set. PIC24FV32KA3XX devices are at different
levels than those of PIC24F32KA3XX
devices. See Section 29.0 Electrical
Characteristics for BOR voltage levels.

8.0 INTERRUPT CONTROLLER 8.1.1 ALTERNATE INTERRUPT VECTOR
TABLE (AIVT)
Note: This data sheet summarizes the features
The Alternate Interrupt Vector Table (AIVT) is located
of this group of PIC24F devices. It is not
after the IVT, as shown in Figure 8-1. Access to the
intended to be a comprehensive
AIVT is provided by the ALTIVT control bit
reference source. For more information
(INTCON2<15>). If the ALTIVT bit is set, all interrupt
on the Interrupt Controller, refer to the
and exception processes will use the alternate vectors
PIC24F Family Reference Manual,
instead of the default vectors. The alternate vectors are
Section 8. Interrupts (DS39707).
organized in the same manner as the default vectors.
The PIC24F interrupt controller reduces the numerous The AIVT supports emulation and debugging efforts by
peripheral interrupt request signals to a single interrupt providing a means to switch between an application
request signal to the CPU. It has the following features: and a support environment without requiring the
Up to eight processor exceptions and interrupt vectors to be reprogrammed. This feature also
software traps enables switching between applications for evaluation
Seven user-selectable priority levels of different software algorithms at run-time. If the AIVT
Interrupt Vector Table (IVT) with up to 118 vectors is not needed, the AIVT should be programmed with
the same addresses used in the IVT.
Unique vector for each interrupt or exception
source
Fixed priority within a specified user priority level 8.2 Reset Sequence
Alternate Interrupt Vector Table (AIVT) for debug A device Reset is not a true exception, because the
support interrupt controller is not involved in the Reset process.
Fixed interrupt entry and return latencies The PIC24F devices clear their registers in response to
a Reset, which forces the Program Counter (PC) to
8.1 Interrupt Vector (IVT) Table zero. The microcontroller then begins program
execution at location, 000000h. The user programs a
The IVT is shown in Figure 8-1. The IVT resides in the GOTO instruction at the Reset address, which redirects
program memory, starting at location, 000004h. The the program execution to the appropriate start-up
IVT contains 126 vectors, consisting of eight routine.
non-maskable trap vectors, plus, up to 118 sources of
interrupt. In general, each interrupt source has its own Note: Any unimplemented or unused vector
vector. Each interrupt vector contains a 24-bit wide locations in the IVT and AIVT should be
address. The value programmed into each interrupt programmed with the address of a default
vector location is the starting address of the associated interrupt handler routine that contains a
Interrupt Service Routine (ISR). RESET instruction.
Interrupt vectors are prioritized in terms of their natural
priority; this is linked to their position in the vector table.
All other things being equal, lower addresses have a
higher natural priority. For example, the interrupt
associated with vector 0 will take priority over interrupts
at any other vector address.
PIC24FV32KA304 family devices implement
non-maskable traps and unique interrupts; these are
summarized in Table 8-1 and Table 8-2.

FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE
Reset GOTO Instruction 000000h

Reset GOTO Address 000002h
Reserved 000004h
Oscillator Fail Trap Vector
Address Error Trap Vector
Stack Error Trap Vector
Math Error Trap Vector
Reserved
Reserved
Reserved
Interrupt Vector 0 000014h
Interrupt Vector 1

Interrupt Vector 52 00007Ch
Interrupt Vector Table (IVT)(1)
Decreasing Natural Order Priority
Interrupt Vector 53 00007Eh


Interrupt Vector 116 0000FCh
Interrupt Vector 117 0000FEh
Reserved 000100h
Reserved 000102h
Reserved
Oscillator Fail Trap Vector
Address Error Trap Vector
Stack Error Trap Vector
Math Error Trap Vector
Reserved
Reserved
Reserved
Interrupt Vector 1

Alternate Interrupt Vector Table (AIVT)(1)
Interrupt Vector 52 00017Ch
Interrupt Vector 53 00017Eh

Interrupt Vector 116
Interrupt Vector 117 0001FEh
Start of Code 000200h
Note 1: See Table 8-2 for the interrupt vector list.

TABLE 8-1: TRAP VECTOR DETAILS
Vector Number IVT Address AIVT Address Trap Source
0 000004h 000104h Reserved
1 000006h 000106h Oscillator Failure
2 000008h 000108h Address Error
3 00000Ah 00010Ah Stack Error
4 00000Ch 00010Ch Math Error
5 00000Eh 00010Eh Reserved
6 000010h 000110h Reserved
7 000012h 000112h Reserved
TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

AIVT Interrupt Bit Locations
Interrupt Source Vector Number IVT Address
Address Flag Enable Priority
ADC1 Conversion Done 13 00002Eh 00012Eh IFS0<13> IEC0<13> IPC3<6:4>
Comparator Event 18 000038h 000138h IFS1<2> IEC1<2> IPC4<10:8>
CRC Generator 67 00009Ah 00019Ah IFS4<3> IEC4<3> IPC16<14:12>
CTMU 77 0000AEh 0001AEh IFS4<13> IEC4<13> IPC19<6:4>
External Interrupt 0 0 000014h 000114h IFS0<0> IEC0<0> IPC0<2:0>
External Interrupt 1 20 00003Ch 00013Ch IFS1<4> IEC1<4> IPC5<2:0>
External Interrupt 2 29 00004Eh 00014Eh IFS1<13> IEC1<13> IPC7<6:4>
I2C1 Master Event 17 000036h 000136h IFS1<1> IEC1<1> IPC4<6:4>
I2C1 Slave Event 16 000034h 000134h IFS1<0> IEC1<0> IPC4<2:0>
I2C2 Master Event 50 000078h 000178h IFS3<2> IEC3<2> IPC12<10:8>
I2C2 Slave Event 49 000076h 000176h IFS3<1> IEC3<1> IPC12<6:4>
Input Capture 1 1 000016h 000116h IFS0<1> IEC0<1> IPC0<6:4>
Input Capture 2 5 00001Eh 00011Eh IFS0<5> IEC0<5> IPC1<6:4>
Input Capture 3 37 00005Eh 00015Eh IFS2<5> IEC2<5> IPC9<6:4>
Input Change Notification 19 00003Ah 00013Ah IFS1<3> IEC1<3> IPC4<14:12>
HLVD (High/Low-Voltage Detect) 72 0000A4h 0001A4h IFS4<8> IEC4<8> IPC17<2:0>
NVM NVM Write Complete 15 000032h 000132h IFS0<15> IEC0<15> IPC3<14:12>
Output Compare 1 2 000018h 000118h IFS0<2> IEC0<2> IPC0<10:8>
Real-Time Clock/Calendar 62 000090h 000190h IFS3<14> IEC3<14> IPC15<10:8>
SPI1 Error 9 000026h 000126h IFS0<9> IEC0<9> IPC2<6:4>
SPI1 Event 10 000028h 000128h IFS0<10> IEC0<10> IPC2<10:8>
SPI2 Error 32 000054h 000154h IFS2<0> IEC2<2> IPC8<2:0>
SPI2 Event 33 000056h 000156h IFS2<1> IEC2<1> IPC8<6:4>
Timer1 3 00001Ah 00011Ah IFS0<3> IEC0<3> IPC0<14:12>
Timer2 7 000022h 000122h IFS0<7> IEC0<7> IPC1<14:12>
Timer3 8 000024h 000124h IFS0<8> IEC0<8> IPC2<2:0>
Timer4 27 00004Ah 00014Ah IFS1<11> IEC1<11> IPC6<14:12>
Timer5 28 00004Ch 00015Ch IFS1<12> IEC1<12> IPC7<2:0>
UART1 Error 65 000096h 000196h IFS4<1> IEC4<1> IPC16<6:4>
UART1 Receiver 11 00002Ah 00012Ah IFS0<11> IEC0<11> IPC2<14:12>
UART1 Transmitter 12 00002Ch 00012Ch IFS0<12> IEC0<12> IPC3<2:0>
UART2 Error 66 000098h 000198h IFS4<2> IEC4<2> IPC16<10:8>
UART2 Receiver 30 000050h 000150h IFS1<14> IEC1<14> IPC7<10:8>
UART2 Transmitter 31 000052h 000152h IFS1<15> IEC1<15> IPC7<14:12>
Ultra Low-Power Wake-up 80 0000B4h 0001B4h IFS5<0> IEC5<0> IPC20<2:0>

8.3 Interrupt Control and Status The INTTREG register contains the associated
Registers interrupt vector number and the new CPU interrupt
priority level, which are latched into the Vector Number
The PIC24FV32KA304 family of devices implements a (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit
total of 22 registers for the interrupt controller: fields in the INTTREG register. The new interrupt
INTCON1 priority level is the priority of the pending interrupt.
INTCON2 The interrupt sources are assigned to the IFSx, IECx
IFS0, IFS1, IFS3 and IFS4 and IPCx registers in the same sequence listed in
IEC0, IEC1, IEC3 and IEC4 Table 8-2. For example, the INT0 (External Interrupt 0)
IPC0 through IPC5, IPC7 and IPC15 through is depicted as having a vector number and a natural
IPC19 order priority of 0. The INT0IF status bit is found in
INTTREG IFS0<0>, the INT0IE enable bit in IEC0<0> and the
INT0IP<2:0> priority bits are in the first position of IPC0
Global interrupt control functions are controlled from (IPC0<2:0>).
INTCON1 and INTCON2. INTCON1 contains the
Interrupt Nesting Disable (NSTDIS) bit, as well as the Although they are not specifically part of the interrupt
control and status flags for the processor trap sources. control hardware, two of the CPU control registers
The INTCON2 register controls the external interrupt contain bits that control interrupt functionality. The ALU
request signal behavior and the use of the AIV table. STATUS register (SR) contains the IPL<2:0> bits
(SR<7:5>). These indicate the current CPU interrupt
The IFSx registers maintain all of the interrupt request priority level. The user may change the current CPU
flags. Each source of interrupt has a status bit, which is priority level by writing to the IPL bits.
set by the respective peripherals, or external signal,
and is cleared via software. The CORCON register contains the IPL3 bit, which
together with IPL<2:0>, also indicates the current CPU
The IECx registers maintain all of the interrupt enable priority level. IPL3 is a read-only bit so that the trap
bits. These control bits are used to individually enable events cannot be masked by the users software.
interrupts from the peripherals or external signals.
All interrupt registers are described in Register 8-1
The IPCx registers are used to set the interrupt priority through Register 8-33, in the following sections.
level for each source of interrupt. Each user interrupt
source can be assigned to one of eight priority levels.

REGISTER 8-1: SR: ALU STATUS REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R-0, HSC
DC(1)
bit 15 bit 8
R/W-0, HSC R/W-0, HSC R/W-0, HSC R-0, HSC R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0, HSC
(2,3) IPL1(2,3) IPL0(2,3) RA(1) N(1) OV(1) Z(1) C(1)
IPL2
bit 7 bit 0


bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits(2,3)
111 = CPU interrupt priority level is 7 (15); user interrupts disabled
Note 1: See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
2: The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level.
The value in parentheses indicates the interrupt priority level if IPL3 = 1.
3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
Note: Bit 8 and bits 4 through 0 are described in Section 3.0 CPU.

REGISTER 8-2: CORCON: CPU CONTROL REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 R/C-0, HSC R/W-0 U-0 U-0

(2) (1)
IPL3 PSV
bit 7 bit 0
Legend: C = Clearable bit HSC = Hardware Settable/Clearable bit


bit 3 IPL3: CPU Interrupt Priority Level Status bit(2)
1 = CPU interrupt priority level is greater than 7
0 = CPU interrupt priority level is 7 or less
Note 1: See Register 3-2 for the description of this bit, which is not dedicated to interrupt control functions.
2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.
Note: Bit 2 is described in Section 3.0 CPU.

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1
R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

NSTDIS
bit 15 bit 8
U-0 U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS U-0

MATHERR ADDRERR STKERR OSCFAIL
bit 7 bit 0
Legend: HS = Hardware Settable bit

bit 15 NSTDIS: Interrupt Nesting Disable bit

1 = Interrupt nesting is disabled
0 = Interrupt nesting is enabled
bit 4 MATHERR: Arithmetic Error Trap Status bit
1 = Overflow trap has occurred
0 = Overflow trap has not occurred
bit 3 ADDRERR: Address Error Trap Status bit
1 = Address error trap has occurred
0 = Address error trap has not occurred
bit 2 STKERR: Stack Error Trap Status bit
1 = Stack error trap has occurred
0 = Stack error trap has not occurred
bit 1 OSCFAIL: Oscillator Failure Trap Status bit
1 = Oscillator failure trap has occurred
0 = Oscillator failure trap has not occurred

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER2
R/W-0 R-0, HSC U-0 U-0 U-0 U-0 U-0 U-0
ALTIVT DISI
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0

INT2EP INT1EP INT0EP
bit 7 bit 0

bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit

1 = Use Alternate Interrupt Vector Table
0 = Use standard (default) vector table
bit 14 DISI: DISI Instruction Status bit
1 = DISI instruction is active
0 = DISI instruction is not active
bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0
R/W-0, HS U-0 R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS
NVMIF AD1IF U1TXIF U1RXIF SPI1IF SPF1IF T3IF
bit 15 bit 8
R/W-0, HS R/W-0, HS R/W-0, HS U-0 R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS

T2IF OC2IF IC2IF T1IF OC1IF IC1IF INT0IF
bit 7 bit 0

bit 15 NVMIF: NVM Interrupt Flag Status bit

1 = Interrupt request has occurred
0 = Interrupt request has not occurred
bit 13 AD1IF: A/D Conversion Complete Interrupt Flag Status bit
bit 12 U1TXIF: UART1 Transmitter Interrupt Flag Status bit
bit 11 U1RXIF: UART1 Receiver Interrupt Flag Status bit
bit 10 SPI1IF: SPI1 Event Interrupt Flag Status bit
bit 9 SPF1IF: SPI1 Fault Interrupt Flag Status bit
bit 8 T3IF: Timer3 Interrupt Flag Status bit
bit 6 OC2IF: Output Compare Channel 2 Interrupt Flag Status bit
bit 5 IC2IF: Input Capture Channel 2 Interrupt Flag Status bit

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)
bit 0 INT0IF: External Interrupt 0 Flag Status bit

R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS U-0 R/W-0, HS U-0
U2TXIF U2RXIF INT2IF T5IF T4IF OC3IF
bit 15 bit 8
U-0 U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS R/W-0 R/W-0

INT1IF CNIF CMIF MI2C1IF SI2C1IF
bit 7 bit 0

bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit

bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit
bit 3 CNIF: Input Change Notification Interrupt Flag Status bit
bit 2 CMIF: Comparator Interrupt Flag Status bit

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)
bit 1 MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
bit 0 SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 R/W-0, HS U-0 U-0 U-0 R/W-0, HS R/W-0, HS

IC3IF SPI2IF SPF2IF
bit 7 bit 0


bit 1 SPI2IF: SPI2 Event Interrupt Flag Status bit
bit 0 SPF2IF: SPI2 Fault Interrupt Flag Status bit

U-0 R/W-0, HS U-0 U-0 U-0 U-0 U-0 U-0

RTCIF
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-0, HS R/W-0, HS U-0

MI2C2IF SI2C2IF
bit 7 bit 0


bit 14 RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit
bit 2 MI2C2IF: Master I2C2 Event Interrupt Flag Status bit
bit 1 SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit

U-0 U-0 R/W-0, HS U-0 U-0 U-0 U-0 R/W-0, HS
CTMUIF HLVDIF
bit 15 bit 8
U-0 U-0 U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS U-0

CRCIF U2ERIF U1ERIF
bit 7 bit 0


bit 13 CTMUIF: CTMU Interrupt Flag Status bit
bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit
bit 3 CRCIF: CRC Generator Interrupt Flag Status bit
bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit
bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0, HS

ULPWUIF
bit 7 bit 0


bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

REGISTER 8-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0
R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
NVMIE AD1IE U1TXIE U1RXIE SPI1IE SPF1IE T3IE
bit 15 bit 8
R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0

T2IE OC2IE IC2IE T1IE OC1IE IC1IE INT0IE
bit 7 bit 0
Legend:
bit 15 NVMIE: NVM Interrupt Enable bit

1 = Interrupt request is enabled
0 = Interrupt request is not enabled
bit 13 AD1IE: A/D Conversion Complete Interrupt Enable bit
bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit
bit 11 U1RXIE: UART1 Receiver Interrupt Enable bit
bit 10 SPI1IE: SPI1 Transfer Complete Interrupt Enable bit
bit 9 SPF1IE: SPI1 Fault Interrupt Enable bit
bit 8 T3IE: Timer3 Interrupt Enable bit
bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit
bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit
bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit

bit 0 INT0IE: External Interrupt 0 Enable bit

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0
U2TXIE U2RXIE INT2IE T5IE T4IE OC3IE
bit 15 bit 8
U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

INT1IE CNIE CMIE MI2C1IE SI2C1IE
bit 7 bit 0
Legend:
bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit

bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit
bit 9 OC3IE: Output Compare 3 Interrupt Enable bit
bit 3 CNIE: Input Change Notification Interrupt Enable bit
bit 2 CMIE: Comparator Interrupt Enable bit

bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit
bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0

IC3IE SPI2IE SPF2IE
bit 7 bit 0


bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
bit 0 SPF2IE: SPI2 Fault Interrupt Enable bit

U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0

RTCIE
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 U-0

MI2C2IE SI2C2IE
bit 7 bit 0
Legend:

bit 14 RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
bit 2 MI2C2IE: Master I2C2 Event Interrupt Enable bit
bit 1 SI2C2IE: Slave I2C2 Event Interrupt Enable bit

U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 R/W-0
CTMUIE HLVDIE
bit 15 bit 8
U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 U-0

CRCIE U2ERIE U1ERIE
bit 7 bit 0
Legend:

bit 13 CTMUIE: CTMU Interrupt Enable bit
bit 8 HLVDIE: High/Low-Voltage Detect Interrupt Enable bit
bit 3 CRCIE: CRC Generator Interrupt Enable bit
bit 2 U2ERIE: UART2 Error Interrupt Enable bit
bit 1 U1ERIE: UART1 Error Interrupt Enable bit

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0

ULPWUIE
bit 7 bit 0
Legend:

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable Bit

REGISTER 8-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0
T1IP2 T1IP1 T1IP0 OC1IP2 OC1IP1 OC1IP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

IC1IP2 IC1IP1 IC1IP0 INT0IP2 INT0IP1 INT0IP0
bit 7 bit 0
Legend:

bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)

001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits

bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits

bit 2-0 INT0IP<2:0>: External Interrupt 0 Priority bits


U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

T2IP2 T2IP1 T2IP0 OC2IP2 OC2IP1 OC2IP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0

IC2IP2 IC2IP1 IC2IP0
bit 7 bit 0
Legend:


bit 10-8 OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits

bit 6-4 IC2IP: Input Capture Channel 2 Interrupt Priority bits


U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

U1RXIP2 U1RXIP1 U1RXIP0 SPI1IP2 SPI1IP1 SPI1IP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

SPF1IP2 SPF1IP1 SPF1IP0 T3IP2 T3IP1 T3IP0
bit 7 bit 0
Legend:

bit 14-12 U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits

bit 10-8 SPI1IP<2:0>: SPI1 Event Interrupt Priority bits

bit 6-4 SPF1IP<2:0>: SPI1 Fault Interrupt Priority bits



U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0
NVMIP2 NVMIP1 NVMIP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

AD1IP2 AD1IP1 AD1IP0 U1TXIP2 U1TXIP1 U1TXIP0
bit 7 bit 0
Legend:

bit 14-12 NVMIP<2:0>: NVM Interrupt Priority bits

bit 6-4 AD1IP<2:0>: A/D Conversion Complete Interrupt Priority bits

bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits


U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

CNIP2 CNIP1 CNIP0 CMIP2 CMIP1 CMIP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

MI2C1P2 MI2C1P1 MI2C1P0 SI2C1P2 SI2C1P1 SI2C1P0
bit 7 bit 0
Legend:

bit 14-12 CNIP<2:0>: Input Change Notification Interrupt Priority bits

bit 10-8 CMIP<2:0>: Comparator Interrupt Priority bits

bit 6-4 MI2C1P<2:0>: Master I2C1 Event Interrupt Priority bits

bit 2-0 SI2C1P<2:0>: Slave I2C1 Event Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0

INT1IP2 INT1IP1 INT1IP0
bit 7 bit 0
Legend:



U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0
T4IP2 T4IP1 T4IP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0

OC3IP2 OC3IP1 OC3IP0
bit 7 bit 0
Legend:


bit 6-4 OC3IP: Output Compare Channel 3 Interrupt Priority bits


U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0
U2TXIP2 U2TXIP1 U2TXIP0 U2RXIP2 U2RXIP1 U2RXIP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

INT2IP2 INT2IP1 INT2IP0 T5IP2 T5IP1 T5IP0
bit 7 bit 0
Legend:

bit 14-12 U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits

bit 10-8 U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits


bit 2-0 T5IP: Timer5 Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

SPI2IP2 SPI2IP1 SPI2IP0 SPF2IP2 SPF2IP1 SPF2IP0
bit 7 bit 0
Legend:

bit 6-4 SPI2IP<2:0>: SPI2 Event Interrupt Priority bits

bit 2-0 SPF2IP<2:0>: SPI2 Fault Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0

IC3IP2 IC3IP1 IC3IP0
bit 7 bit 0
Legend:

bit 6-4 IC3IP<2:0>: Input Capture Channel 3 Event Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0
MI2C2IP2 MI2C2IP1 MI2C2IP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0

SI2C2IP2 SI2C2IP1 SI2C2IP0
bit 7 bit 0
Legend:

bit 10-8 MI2C2IP <2:0>: Master I2C2 Event Interrupt Priority bits

bit 6-4 SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0

RTCIP2 RTCIP1 RTCIP0
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:

bit 10-8 RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Priority bits


U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0

CRCIP2 CRCIP1 CRCIP0 U2ERIP2 U2ERIP1 U2ERIP0
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0

U1ERIP2 U1ERIP1 U1ERIP0
bit 7 bit 0
Legend:

bit 14-12 CRCIP<2:0>: CRC Generator Error Interrupt Priority bits

bit 10-8 U2ERIP<2:0>: UART2 Error Interrupt Priority bits

bit 6-4 U1ERIP<2:0>: UART1 Error Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0

HLVDIP2 HLVDIP1 HLVDIP0
bit 7 bit 0
Legend:

bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 U-0

CTMUIP2 CTMUIP1 CTMUIP0
bit 7 bit 0
Legend:

bit 6-4 CTMUIP<2:0>: CTMU Interrupt Priority bits


U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0

ULPWUIP2 ULPWUIP1 ULPWUIP0
bit 7 bit 0
Legend:

bit 6-4 ULPWUIP<2:0>: Ultra Low-Power Wake-up Interrupt Priority bits


REGISTER 8-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER
R-0 U-0 R/W-0 U-0 R-0 R-0 R-0 R-0
CPUIRQ VHOLD ILR3 ILR2 ILR1 ILR0
bit 15 bit 8
U-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0

VECNUM6 VECNUM5 VECNUM4 VECNUM3 VECNUM2 VECNUM1 VECNUM0
bit 7 bit 0
Legend:
bit 15 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit

1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this will
happen when the CPU priority is higher than the interrupt priority)
0 = No interrupt request is left unacknowledged
bit 13 VHOLD: Vector Hold bit
Allows vector number capture and changes what Interrupt is stored in the VECNUM bit.
1 = VECNUM will contain the value of the highest priority pending interrupt, instead of the current
interrupt
0 = VECNUM will contain the value of the last Acknowledged interrupt (last interrupt that has occurred
with higher priority than the CPU, even if other interrupts are pending)
bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits
1111 = CPU interrupt priority level is 15

bit 6-0 VECNUM<6:0>: Vector Number of Pending Interrupt bits
0111111 = Interrupt vector pending is number 135


8.4 Interrupt Setup Procedures 8.4.3 TRAP SERVICE ROUTINE (TSR)
A Trap Service Routine (TSR) is coded like an ISR,
8.4.1 INITIALIZATION except that the appropriate trap status flag in the
To configure an interrupt source: INTCON1 register must be cleared to avoid re-entry
1. Set the NSTDIS Control bit (INTCON1<15>) if into the TSR.
nested interrupts are not desired.
8.4.4 INTERRUPT DISABLE
2. Select the user-assigned priority level for the
interrupt source by writing the control bits in the All user interrupts can be disabled using the following
appropriate IPCx register. The priority level will procedure:
depend on the specific application and type of 1. Push the current SR value onto the software
interrupt source. If multiple priority levels are not stack using the PUSH instruction.
desired, the IPCx register control bits for all 2. Force the CPU to Priority Level 7 by inclusive
enabled interrupt sources may be programmed ORing the value, OEh with SRL.
to the same non-zero value.
To enable user interrupts, the POP instruction may be
Note: At a device Reset, the IPCx registers are used to restore the previous SR value.
initialized, such that all user interrupt Only user interrupts with a priority level of 7 or less can
sources are assigned to Priority Level 4. be disabled. Trap sources (Level 8-15) cannot be
3. Clear the interrupt flag status bit associated with disabled.
the peripheral in the associated IFSx register. The DISI instruction provides a convenient way to
4. Enable the interrupt source by setting the disable interrupts of Priority Levels 1-6 for a fixed
interrupt enable control bit associated with the period. Level 7 interrupt sources are not disabled by
source in the appropriate IECx register. the DISI instruction.
8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize
the IVT with the correct vector address depends on the
programming language (i.e., C or assembler) and the
language development toolsuite that is used to develop
the application. In general, the user must clear the
interrupt flag in the appropriate IFSx register for the
source of the interrupt that the ISR handles. Otherwise,
the ISR will be re-entered immediately after exiting the
routine. If the ISR is coded in assembly language, it
must be terminated using a RETFIE instruction to
unstack the saved PC value, SRL value and old CPU
priority level.

NOTES:

9.0 OSCILLATOR Software-controllable switching between various
clock sources.
CONFIGURATION
Software-controllable postscaler for selective
Note: This data sheet summarizes the features clocking of CPU for system power savings.
of this group of PIC24F devices. It is not System frequency range declaration bits for EC
intended to be a comprehensive mode. When using an external clock source, the
reference source. For more information current consumption is reduced by setting the
on Oscillator Configuration, refer to the declaration bits to the expected frequency range.
PIC24F Family Reference Manual, A Fail-Safe Clock Monitor (FSCM) that detects clock
Section 38. Oscillator with 500 kHz failure and permits safe application recovery or
Low-Power FRC (DS39726). shutdown.
The oscillator system for the PIC24FV32KA304 family A simplified diagram of the oscillator system is shown in
of devices has the following features: Figure 9-1.
A total of five external and internal oscillator options
as clock sources, providing 11 different clock
modes.
On-chip 4x Phase Locked Loop (PLL) to boost
internal operating frequency on select internal and
external oscillator sources.
FIGURE 9-1: PIC24FV32KA304 FAMILY CLOCK DIAGRAM
Primary Oscillator
REFOCON<15:8>
XT, HS, EC
OSCO
Reference Clock
Generator
XTPLL, HSPLL
OSCI ECPLL,FRCPLL
4 x PLL
REFO
8 MHz
Postscaler
8 MHz 4 MHz
FRCDIV
FRC
Oscillator
Peripherals
500 kHz
LPFRC CLKDIV<10:8> FRC
Oscillator
CLKO
LPRC LPRC
Postscaler
Oscillator 31 kHz (nominal) CPU
Secondary Oscillator
SOSC
SOSCO
CLKDIV<14:12>
SOSCEN
Enable
SOSCI Oscillator Clock Control Logic
Fail-Safe
Clock
Monitor
WDT, PWRT, DSWDT
Clock Source Option

for Other Modules

9.1 CPU Clocking Scheme 9.2 Initial Configuration on POR
The system clock source can be provided by one of The oscillator source (and operating mode) that is used
four sources: at a device Power-on Reset (POR) event is selected
Primary Oscillator (POSC) on the OSCI and OSCO using Configuration bit settings. The oscillator
pins Configuration bit settings are located in the Configuration
Secondary Oscillator (SOSC) on the SOSCI and registers in the program memory (For more information,
SOSCO pins see Section 26.1 Configuration Bits). The Primary
Oscillator Configuration bits, POSCMD<1:0>
The PIC24FV32KA304 family devices consist of
(FOSC<1:0>), and the Initial Oscillator Select
two types of secondary oscillator:
Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>),
- High-Power Secondary Oscillator select the oscillator source that is used at a POR. The
- Low-Power Secondary Oscillator FRC Primary Oscillator with Postscaler (FRCDIV) is the
These can be selected by using the SOSCSEL default (unprogrammed) selection. The secondary
(FOSC<5>) bit. oscillator, or one of the internal oscillators, may be
chosen by programming these bit locations. The EC
Fast Internal RC (FRC) Oscillator
mode frequency range Configuration bits,
- 8 MHz FRC Oscillator POSCFREQ<1:0> (FOSC<4:3>), optimize power
- 500 kHz Lower Power FRC Oscillator consumption when running in EC mode. The default
Low-Power Internal RC (LPRC) Oscillator with two configuration is frequency range is greater than
modes: 8 MHz.
- High-Power/High Accuracy mode
- Low-Power/Low Accuracy mode The Configuration bits allow users to choose between
the various clock modes, shown in Table 9-1.
The primary oscillator and 8 MHz FRC sources have the
option of using the internal 4x PLL. The frequency of the 9.2.1 CLOCK SWITCHING MODE
FRC clock source can optionally be reduced by the pro- CONFIGURATION BITS
grammable clock divider. The selected clock source
generates the processor and peripheral clock sources. The FCKSM Configuration bits (FOSC<7:6>) are used
jointly to configure device clock switching and the
The processor clock source is divided by two to produce FSCM. Clock switching is enabled only when FCKSM1
the internal instruction cycle clock, FCY. In this is programmed (0). The FSCM is enabled only when
document, the instruction cycle clock is also denoted by FCKSM<1:0> are both programmed (00).
FOSC/2. The internal instruction cycle clock, FOSC/2, can
be provided on the OSCO I/O pin for some operating
modes of the primary oscillator.
TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode Oscillator Source POSCMD<1:0> FNOSC<2:0> Notes
8 MHz FRC Oscillator with Postscaler Internal 11 111 1, 2
(FRCDIV)
500 kHz FRC Oscillator with Postscaler Internal 11 110 1
(LPFRCDIV)
Low-Power RC Oscillator (LPRC) Internal 11 101 1
Secondary (Timer1) Oscillator (SOSC) Secondary 00 100 1
Primary Oscillator (HS) with PLL Module Primary 10 011
(HSPLL)
Primary Oscillator (EC) with PLL Module Primary 00 011
(ECPLL)
Primary Oscillator (HS) Primary 10 010
Primary Oscillator (XT) Primary 01 010
Primary Oscillator (EC) Primary 00 010
8 MHz FRC Oscillator with PLL Module Internal 11 001 1
(FRCPLL)
8 MHz FRC Oscillator (FRC) Internal 11 000 1
Note 1: OSCO pin function is determined by the OSCIOFNC Configuration bit.
2: This is the default oscillator mode for an unprogrammed (erased) device.

9.3 Control Registers The Clock Divider register (Register 9-2) controls the
features associated with Doze mode, as well as the
The operation of the oscillator is controlled by three postscaler for the FRC oscillator.
Special Function Registers (SFRs):
The FRC Oscillator Tune register (Register 9-3) allows
OSCCON the user to fine tune the FRC oscillator over a range of
CLKDIV approximately 5.25%. Each bit increment or decre-
OSCTUN ment changes the factory calibrated frequency of the
The OSCCON register (Register 9-1) is the main FRC oscillator by a fixed amount.
control register for the oscillator. It controls clock
source switching and allows the monitoring of clock
sources.
REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER
U-0 R-0, HSC R-0, HSC R-0, HSC U-0 R/W-x(1) R/W-x(1) R/W-x(1)
COSC2 COSC1 COSC0 NOSC2 NOSC1 NOSC0
bit 15 bit 8
R/SO-0, HSC U-0 R-0, HSC(2) U-0 R/CO-0, HS R/W-0(3) R/W-0 R/W-0
CLKLOCK LOCK CF SOSCDRV SOSCEN OSWEN
bit 7 bit 0

HS = Hardware Settable bit CO = Clearable Only bit SO = Settable Only bit

bit 14-12 COSC<2:0>: Current Oscillator Selection bits
111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
000 = 8 MHz FRC Oscillator (FRC)
bit 10-8 NOSC<2:0>: New Oscillator Selection bits(1)
111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
000 = 8 MHz FRC Oscillator (FRC)
Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
2: Also resets to 0 during any valid clock switch or whenever a non-PLL Clock mode is selected.
3: When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0),
this bit has no effect.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)
bit 7 CLKLOCK: Clock Selection Lock Enabled bit
If FSCM is enabled (FCKSM1 = 1):
1 = Clock and PLL selections are locked
0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
If FSCM is disabled (FCKSM1 = 0):
Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 5 LOCK: PLL Lock Status bit(2)
1 = PLL module is in lock or PLL module start-up timer is satisfied
0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 3 CF: Clock Fail Detect bit
1 = FSCM has detected a clock failure
0 = No clock failure has been detected
bit 2 SOSCDRV: Secondary Oscillator Drive Strength bit(3)
1 = High-power SOSC circuit selected
0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1 SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
1 = Enable secondary oscillator
0 = Disable secondary oscillator
bit 0 OSWEN: Oscillator Switch Enable bit
1 = Initiate an oscillator switch to clock source specified by NOSC<2:0> bits
0 = Oscillator switch is complete
Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
2: Also resets to 0 during any valid clock switch or whenever a non-PLL Clock mode is selected.
3: When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0),
this bit has no effect.

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER
R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-1

ROI DOZE2 DOZE1 DOZE0 DOZEN(1) RCDIV2 RCDIV1 RCDIV0
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:
bit 15 ROI: Recover on Interrupt bit

1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1
0 = Interrupts have no effect on the DOZEN bit
bit 14-12 DOZE<2:0>: CPU and Peripheral Clock Ratio Select bits
111 = 1:128
110 = 1:64
101 = 1:32
100 = 1:16
011 = 1:8
010 = 1:4
001 = 1:2
000 = 1:1
bit 11 DOZEN: DOZE Enable bit(1)
1 = DOZE<2:0> bits specify the CPU and peripheral clock ratio
0 = CPU and peripheral clock ratio set to 1:1
bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits
When OSCCON (COSC<2:0>) = 111:
111 = 31.25 kHz (divide by 256)
110 = 125 kHz (divide by 64)
101 = 250 kHz (divide by 32)
100 = 500 kHz (divide by 16)
011 = 1 MHz (divide by 8)
001 = 4 MHz (divide by 2) (default)
When OSCCON (COSC<2:0>) = 110:
111 = 1.95 kHz (divide by 256)
110 = 7.81 kHz (divide by 64)
101 = 15.62 kHz (divide by 32)
100 = 31.25 kHz (divide by 16)
011 = 62.5 kHz (divide by 8)
010 = 125 kHz (divide by 4)
001 = 250 kHz (divide by 2) (default)
000 = 500 kHz (divide by 1)
Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

TUN5(1) TUN4(1) TUN3(1) TUN2(1) TUN1(1) TUN0(1)
bit 7 bit 0
Legend:

bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits(1)
011111 = Maximum frequency deviation
011110

000001
000000 = Center frequency, oscillator is running at factory calibrated frequency
111111

100001
100000 = Minimum frequency deviation
Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC
tuning range and may not be monotonic.

9.4 Clock Switching Operation Once the basic sequence is completed, the system
clock hardware responds automatically, as follows:
With few limitations, applications are free to switch
between any of the four clock sources (POSC, SOSC, 1. The clock switching hardware compares the
FRC and LPRC) under software control and at any COSCx bits with the new value of the NOSCx
time. To limit the possible side effects that could result bits. If they are the same, then the clock switch
from this flexibility, PIC24F devices have a safeguard is a redundant operation. In this case, the
lock built into the switching process. OSWEN bit is cleared automatically and the
clock switch is aborted.
Note: The Primary Oscillator mode has three 2. If a valid clock switch has been initiated, the
different submodes (XT, HS and EC), LOCK (OSCCON<5>) and CF (OSCCON<3>)
which are determined by the POSCMDx bits are cleared.
Configuration bits. While an application
3. The new oscillator is turned on by the hardware
can switch to and from Primary Oscillator
if it is not currently running. If a crystal oscillator
mode in software, it cannot switch
must be turned on, the hardware will wait until
between the different primary submodes
the OST expires. If the new source is using the
without reprogramming the device.
PLL, then the hardware waits until a PLL lock is
detected (LOCK = 1).
9.4.1 ENABLING CLOCK SWITCHING
4. The hardware waits for 10 clock cycles from the
To enable clock switching, the FCKSM1 Configuration bit new clock source and then performs the clock
in the FOSC Configuration register must be programmed switch.
to 0. (Refer to Section 26.0 Special Features for 5. The hardware clears the OSWEN bit to indicate a
further details.) If the FCKSM1 Configuration bit is successful clock transition. In addition, the
unprogrammed (1), the clock switching function and NOSCx bits value is transferred to the COSCx
FSCM function are disabled. This is the default setting. bits.
The NOSCx control bits (OSCCON<10:8>) do not 6. The old clock source is turned off at this time,
control the clock selection when clock switching is with the exception of LPRC (if WDT, FSCM or
disabled. However, the COSCx bits (OSCCON<14:12>) RTCC with LPRC as clock source are enabled)
will reflect the clock source selected by the FNOSCx or SOSC (if SOSCEN remains enabled).
Configuration bits.
Note 1: The processor will continue to execute
The OSWEN control bit (OSCCON<0>) has no effect code throughout the clock switching
when clock switching is disabled; it is held at 0 at all sequence. Timing-sensitive code should
times. not be executed during this time.
9.4.2 OSCILLATOR SWITCHING 2: Direct clock switches between any
SEQUENCE Primary Oscillator mode with PLL and
FRCPLL mode are not permitted. This
At a minimum, performing a clock switch requires this applies to clock switches in either
basic sequence: direction. In these instances, the
1. If desired, read the COSCx bits application must switch to FRC mode as
(OSCCON<14:12>), to determine the current a transition clock source between the two
oscillator source. PLL modes.
2. Perform the unlock sequence to allow a write to
the OSCCON register high byte.
3. Write the appropriate value to the NOSCx bits
(OSCCON<10:8>) for the new oscillator source.
4. Perform the unlock sequence to allow a write to
the OSCCON register low byte.
5. Set the OSWEN bit to initiate the oscillator
switch.

The following code sequence for a clock switch is 9.5 Reference Clock Output
recommended:
In addition to the CLKO output (FOSC/2) available in
1. Disable interrupts during the OSCCON register certain oscillator modes, the device clock in the
unlock and write sequence. PIC24FV32KA304 family devices can also be
2. Execute the unlock sequence for the OSCCON configured to provide a reference clock output signal to
high byte by writing 78h and 9Ah to a port pin. This feature is available in all oscillator
OSCCON<15:8> in two back-to-back instructions. configurations and allows the user to select a greater
3. Write new oscillator source to the NOSCx bits in range of clock submultiples to drive external devices in
the instruction immediately following the unlock the application.
sequence. This reference clock output is controlled by the
4. Execute the unlock sequence for the OSCCON REFOCON register (Register 9-4). Setting the ROEN
low byte by writing 46h and 57h to bit (REFOCON<15>) makes the clock signal available
OSCCON<7:0> in two back-to-back instructions. on the REFO pin. The RODIV bits (REFOCON<11:8>)
5. Set the OSWEN bit in the instruction immediately enable the selection of 16 different clock divider
following the unlock sequence. options.
6. Continue to execute code that is not The ROSSLP and ROSEL bits (REFOCON<13:12>)
clock-sensitive (optional). control the availability of the reference output during
7. Invoke an appropriate amount of software delay Sleep mode. The ROSEL bit determines if the oscillator
(cycle counting) to allow the selected oscillator on OSC1 and OSC2, or the current system clock
and/or PLL to start and stabilize. source, is used for the reference clock output. The
8. Check to see if OSWEN is 0. If it is, the switch ROSSLP bit determines if the reference source is
was successful. If OSWEN is still set, then check available on REFO when the device is in Sleep mode.
the LOCK bit to determine the cause of failure. To use the reference clock output in Sleep mode, both
The core sequence for unlocking the OSCCON register the ROSSLP and ROSEL bits must be set. The device
and initiating a clock switch is shown in Example 9-1. clock must also be configured for one of the primary
modes (EC, HS or XT); otherwise, if the ROSEL bit is
EXAMPLE 9-1: BASIC CODE SEQUENCE not also set, the oscillator on OSC1 and OSC2 will be
powered down when the device enters Sleep mode.
FOR CLOCK SWITCHING
Clearing the ROSEL bit allows the reference output
;Place the new oscillator selection in W0
frequency to change as the system clock changes
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
during any clock switches.
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,#0

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER
ROEN ROSSLP ROSEL RODIV3 RODIV2 RODIV1 RODIV0
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:
bit 15 ROEN: Reference Oscillator Output Enable bit

1 = Reference oscillator enabled on REFO pin
0 = Reference oscillator disabled
bit 13 ROSSLP: Reference Oscillator Output Stop in Sleep bit
1 = Reference oscillator continues to run in Sleep
0 = Reference oscillator is disabled in Sleep
bit 12 ROSEL: Reference Oscillator Source Select bit
1 = Primary oscillator used as the base clock(1)
0 = System clock used as the base clock; base clock reflects any clock switching of the device
bit 11-8 RODIV<3:0>: Reference Oscillator Divisor Select bits
1111 = Base clock value divided by 32,768
1001 = Base clock value divided by 512
0000 = Base clock value
Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in
Sleep mode.

NOTES:

10.0 POWER-SAVING FEATURES The assembly syntax of the PWRSAV instruction is
shown in Example 10-1.
Note: SLEEP_MODE and IDLE_MODE are
constants defined in the assembler
include file for the selected device.
reference source. For more information,
refer to the PIC24F Family Reference Sleep and Idle modes can be exited as a result of an
Manual, Section 39. Power-Saving enabled interrupt, WDT time-out or a device Reset.
Features with Deep Sleep (DS39727). When the device exits these modes, it is said to
wake-up.
The PIC24FV32KA304 family of devices provides the
ability to manage power consumption by selectively 10.2.1 SLEEP MODE
managing clocking to the CPU and the peripherals. In
general, a lower clock frequency and a reduction in the Sleep mode includes these features:
number of circuits being clocked constitutes lower The system clock source is shut down. If an
consumed power. All PIC24F devices manage power on-chip oscillator is used, it is turned off.
consumption in four different ways: The device current consumption will be reduced
Clock frequency to a minimum provided that no I/O pin is sourcing
Instruction-based Sleep, Idle and Deep Sleep current.
modes The I/O pin directions and states are frozen.
Software Controlled Doze mode The Fail-Safe Clock Monitor does not operate
Selective peripheral control in software during Sleep mode since the system clock source
is disabled.
Combinations of these methods can be used to
The LPRC clock will continue to run in Sleep
selectively tailor an applications power consumption,
mode if the WDT or RTCC with LPRC as clock
while still maintaining critical application features, such
source is enabled.
as timing-sensitive communications.
The WDT, if enabled, is automatically cleared
prior to entering Sleep mode.
10.1 Clock Frequency and Clock
Some device features, or peripherals, may
Switching continue to operate in Sleep mode. This includes
PIC24F devices allow for a wide range of clock items, such as the input change notification on the
frequencies to be selected under application control. If I/O ports, or peripherals that use an external clock
the system clock configuration is not locked, users can input. Any peripheral that requires the system
choose low-power or high-precision oscillators by simply clock source for its operation will be disabled in
changing the NOSC bits. The process of changing a Sleep mode.
system clock during operation, as well as limitations to The device will wake-up from Sleep mode on any of
the process, are discussed in more detail in Section 9.0 these events:
Oscillator Configuration.
On any interrupt source that is individually
enabled
10.2 Instruction-Based Power-Saving
On any form of device Reset
Modes
On a WDT time-out
PIC24F devices have two special power-saving modes On wake-up from Sleep, the processor will restart with
that are entered through the execution of a special the same clock source that was active when Sleep
PWRSAV instruction. Sleep mode stops clock operation mode was entered.
and halts all code execution; Idle mode halts the CPU
and code execution, but allows peripheral modules to
continue operation. Deep Sleep mode stops clock
operation, code execution and all peripherals except
RTCC and DSWDT. It also freezes I/O states and
removes power to SRAM and Flash memory.
EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode
BSET DSCON, #DSEN ; Enable Deep Sleep
PWRSAV #SLEEP_MODE ; Put the device into Deep SLEEP mode

10.2.2 IDLE MODE 10.2.4.1 Entering Deep Sleep Mode
Idle mode has these features: Deep Sleep mode is entered by setting the DSEN bit in
The CPU will stop executing instructions. the DSCON register, and then executing a Sleep
The WDT is automatically cleared. command (PWRSAV #SLEEP_MODE). An unlock
sequence is required to set the DSEN bit. Once the
The system clock source remains active. By
DSEN bit has been set, there is no time limit before the
default, all peripheral modules continue to operate
SLEEP command can be executed. The DSEN bit is
normally from the system clock source, but can
automatically cleared when exiting the Deep Sleep
also be selectively disabled (see Section 10.6
mode.
Selective Peripheral Module Control).
If the WDT or FSCM is enabled, the LPRC will Note: To re-enter Deep Sleep after a Deep Sleep
also remain active. wake-up, allow a delay of at least 3 TCY
after clearing the RELEASE bit.
The device will wake from Idle mode on any of these
events: The sequence to enter Deep Sleep mode is:
Any interrupt that is individually enabled 1. If the application requires the Deep Sleep WDT,
Any device Reset enable it and configure its clock source. For
A WDT time-out more information on Deep Sleep WDT, see
On wake-up from Idle, the clock is re-applied to the Section 10.2.4.5 Deep Sleep WDT.
CPU and instruction execution begins immediately, 2. If the application requires Deep Sleep BOR,
starting with the instruction following the PWRSAV enable it by programming the DSLPBOR
instruction or the first instruction in the ISR. Configuration bit (FDS<6>).
3. If the application requires wake-up from Deep
10.2.3 INTERRUPTS COINCIDENT WITH Sleep on RTCC alarm, enable and configure the
POWER SAVE INSTRUCTIONS RTCC module For more information on RTCC,
Any interrupt that coincides with the execution of a see Section 19.0 Real-Time Clock and
PWRSAV instruction will be held off until entry into Sleep Calendar (RTCC).
or Idle mode has completed. The device will then 4. If needed, save any critical application context
wake-up from Sleep or Idle mode. data by writing it to the DSGPR0 and DSGPR1
registers (optional).
10.2.4 DEEP SLEEP MODE 5. Enable Deep Sleep mode by setting the DSEN
In PIC24FV32KA304 family devices, Deep Sleep mode bit (DSCON<15>).
is intended to provide the lowest levels of power
Note: An unlock sequence is required to set the
consumption available without requiring the use of
DSEN bit.
external switches to completely remove all power from
the device. Entry into Deep Sleep mode is completely 6. Enter Deep Sleep mode by issuing a PWRSAV #0
under software control. Exit from Deep Sleep mode can instruction.
be triggered from any of the following events:
Any time the DSEN bit is set, all bits in the DSWAKE
POR event register will be automatically cleared.
MCLR event To set the DSEN bit, the unlock sequence in
RTCC alarm (If the RTCC is present) Example 10-2 is required:
External Interrupt 0
Deep Sleep Watchdog Timer (DSWDT) time-out EXAMPLE 10-2: THE UNLOCK SEQUENCE
Ultra Low-Power Wake-up (ULPWU) Event //Disable Interrupts For 5 instructions
In Deep Sleep mode, it is possible to keep the device asm volatile(disi #5);
Real-Time Clock and Calendar (RTCC) running without //Issue Unlock Sequence
the loss of clock cycles. asm volatile
The device has a dedicated Deep Sleep Brown-out mov #0x55, W0;
Reset (DSBOR) and a Deep Sleep Watchdog Timer mov W0, NVMKEY;
Reset (DSWDT) for monitoring voltage and time-out mov #0xAA, W1;
events. The DSBOR and DSWDT are independent of mov W1, NVMKEY;
the standard BOR and WDT used with other bset DSCON, #DSEN
power-managed modes (Sleep, Idle and Doze).

10.2.4.2 Exiting Deep Sleep Mode Applications which require critical data to be saved
prior to Deep Sleep may use the Deep Sleep General
Deep Sleep mode exits on any one of the following events:
Purpose registers, DSGPR0 and DSGPR1 or data
POR event on VDD supply. If there is no DSBOR EEPROM (if available). Unlike other SFRs, the
circuit to re-arm the VDD supply POR circuit, the contents of these registers are preserved while the
external VDD supply must be lowered to the device is in Deep Sleep mode. After exiting Deep
natural arming voltage of the POR circuit. Sleep, software can restore the data by reading the
DSWDT time-out. When the DSWDT timer times registers and clearing the RELEASE bit (DSCON<0>).
out, the device exits Deep Sleep.
RTCC alarm (if RTCEN = 1). 10.2.4.4 I/O Pins During Deep Sleep
Assertion (0) of the MCLR pin. During Deep Sleep, the general purpose I/O pins retain
Assertion of the INT0 pin (if the interrupt was their previous states and the Secondary Oscillator
enabled before Deep Sleep mode was entered). (SOSC) will remain running, if enabled. Pins that are
The polarity configuration is used to determine the configured as inputs (TRISx bit set), prior to entry into
assertion level (0 or 1) of the pin that will cause Deep Sleep, remain high-impedance during Deep
an exit from Deep Sleep mode. Exiting from Deep Sleep. Pins that are configured as outputs (TRISx bit
Sleep mode requires a change on the INT0 pin clear), prior to entry into Deep Sleep, remain as output
while in Deep Sleep mode. pins during Deep Sleep. While in this mode, they
continue to drive the output level determined by their
Note: Any interrupt pending when entering
Deep Sleep mode is cleared. corresponding LATx bit at the time of entry into Deep
Sleep.
Exiting Deep Sleep mode generally does not retain the
Once the device wakes back up, all I/O pins continue to
state of the device and is equivalent to a Power-on
maintain their previous states, even after the device
Reset (POR) of the device. Exceptions to this include
has finished the POR sequence and is executing
the RTCC (if present), which remains operational
application code again. Pins configured as inputs
through the wake-up, the DSGPRx registers and
during Deep Sleep remain high-impedance and pins
DSWDT.
configured as outputs continue to drive their previous
Wake-up events that occur after Deep Sleep exits but value. After waking up, the TRIS and LAT registers,
before the POR sequence completes are ignored and and the SOSCEN bit (OSCCON<1>) are reset. If
are not be captured in the DSWAKE register. firmware modifies any of these bits or registers, the I/O
The sequence for exiting Deep Sleep mode is: will not immediately go to the newly configured states.
Once the firmware clears the RELEASE bit
1. After a wake-up event, the device exits Deep (DSCON<0>), the I/O pins are released. This causes
Sleep and performs a POR. The DSEN bit is the I/O pins to take the states configured by their
cleared automatically. Code execution resumes respective TRIS and LAT bit values.
at the Reset vector.
This means that keeping the SOSC running after
2. To determine if the device exited Deep Sleep,
waking up requires the SOSCEN bit to be set before
read the Deep Sleep bit, DPSLP (RCON<10>).
clearing RELEASE.
This bit will be set if there was an exit from Deep
Sleep mode. If the bit is set, clear it. If the Deep Sleep BOR (DSBOR) is enabled, and a
3. Determine the wake-up source by reading the DSBOR or a true POR event occurs during Deep
DSWAKE register. Sleep, the I/O pins will be immediately released, similar
to clearing the RELEASE bit. All previous state
4. Determine if a DSBOR event occurred during
information will be lost, including the general purpose
Deep Sleep mode by reading the DSBOR bit
DSGPR0 and DSGPR1 contents.
(DSCON<1>).
5. If application context data has been saved, read If a MCLR Reset event occurs during Deep Sleep, the
it back from the DSGPR0 and DSGPR1 DSGPRx, DSCON and DSWAKE registers will remain
registers. valid, and the RELEASE bit will remain set. The state
of the SOSC will also be retained. The I/O pins,
6. Clear the RELEASE bit (DSCON<0>).
however, will be reset to their MCLR Reset state. Since
10.2.4.3 Saving Context Data with the RELEASE is still set, changes to the SOSCEN bit
(OSCCON<1>) cannot take effect until the RELEASE
DSGPR0/DSGPR1 Registers
bit is cleared.
As exiting Deep Sleep mode causes a POR, most
In all other Deep Sleep wake-up cases, application
Special Function Registers reset to their default POR
firmware must clear the RELEASE bit in order to
values. In addition, because VCORE power is not sup-
reconfigure the I/O pins.
plied in Deep Sleep mode, information in data RAM
may be lost when exiting this mode.

10.2.4.5 Deep Sleep WDT 10.2.4.8 Power-on Resets (PORs)
To enable the DSWDT in Deep Sleep mode, program VDD voltage is monitored to produce PORs. Since
the Configuration bit, DSWDTEN (FDS<7>). The exiting from Deep Sleep functionally looks like a POR,
device Watchdog Timer (WDT) need not be enabled for the technique described in Section 10.2.4.7
the DSWDT to function. Entry into Deep Sleep mode Checking and Clearing the Status of Deep Sleep
automatically resets the DSWDT. should be used to distinguish between Deep Sleep and
The DSWDT clock source is selected by the a true POR event.
DSWCKSEL Configuration bit (FDS<4>). The When a true POR occurs, the entire device, including
postscaler options are programmed by the all Deep Sleep logic (Deep Sleep registers: RTCC,
DSWDTPS<3:0> Configuration bits (FDS<3:0>). The DSWDT, etc.) is reset.
minimum time-out period that can be achieved is 2.1 ms
and the maximum is 25.7 days. For more details on the 10.2.4.9 Summary of Deep Sleep Sequence
FDS Configuration register and DSWDT configuration To review, these are the necessary steps involved in
options, refer to Section 26.0 Special Features. invoking and exiting Deep Sleep mode:
10.2.4.6 Switching Clocks in Deep Sleep 1. Device exits Reset and begins to execute its
Mode application code.
2. If DSWDT functionality is required, program the
Both the RTCC and the DSWDT may run from either
appropriate Configuration bit.
SOSC or the LPRC clock source. This allows both the
RTCC and DSWDT to run without requiring both the 3. Select the appropriate clock(s) for the DSWDT
LPRC and SOSC to be enabled together, reducing and RTCC (optional).
power consumption. 4. Enable and configure the DSWDT (optional).
Running the RTCC from LPRC will result in a loss of 5. Enable and configure the RTCC (optional).
accuracy in the RTCC of approximately 5 to 10%. If a 6. Write context data to the DSGPRx registers
more accurate RTCC is required, it must be run from (optional).
the SOSC clock source. The RTCC clock source is 7. Enable the INT0 interrupt (optional).
selected with the RTCOSC Configuration bit (FDS<5>). 8. Set the DSEN bit in the DSCON register.
Under certain circumstances, it is possible for the 9. Enter Deep Sleep by issuing a PWRSV
DSWDT clock source to be off when entering Deep #SLEEP_MODE command.
Sleep mode. In this case, the clock source is turned on 10. Device exits Deep Sleep when a wake-up event
automatically (if DSWDT is enabled), without the need occurs.
for software intervention. However, this can cause a 11. The DSEN bit is automatically cleared.
delay in the start of the DSWDT counters. In order to
12. Read and clear the DPSLP status bit in RCON,
avoid this delay when using SOSC as a clock source,
and the DSWAKE status bits.
the application can activate SOSC prior to entering
Deep Sleep mode. 13. Read the DSGPRx registers (optional).
14. Once all state related configurations are
10.2.4.7 Checking and Clearing the Status of complete, clear the RELEASE bit.
Deep Sleep 15. Application resumes normal operation.
Upon entry into Deep Sleep mode, the status bit,
DPSLP (RCON<10>), becomes set and must be
cleared by the software.
On power-up, the software should read this status bit to
determine if the Reset was due to an exit from Deep
Sleep mode and clear the bit if it is set. Of the four
possible combinations of DPSLP and POR bit states,
three cases can be considered:
Both the DPSLP and POR bits are cleared. In this
case, the Reset was due to some event other
than a Deep Sleep mode exit.
The DPSLP bit is clear, but the POR bit is set.
This is a normal POR.
Both the DPSLP and POR bits are set. This
means that Deep Sleep mode was entered, the
device was powered down and Deep Sleep mode
was exited.

REGISTER 10-1: DSCON: DEEP SLEEP CONTROL REGISTER(1)
R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0
DSEN RTCCWDIS
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/C-0, HS

(2)
ULPWUDIS DSBOR RELEASE
bit 7 bit 0
Legend: C = Clearable bit HS = Hardware Settable bit

bit 15 DSEN: Deep Sleep Enable bit

1 = Enters Deep Sleep on execution of PWRSAV #0
0 = Enters normal Sleep on execution of PWRSAV #0
bit 8 RTCCWDIS: RTCC Wake-up Disable bit
1 = Wake-up from Deep Sleep with RTCC disabled
0 = Wake-up from Deep Sleep with RTCC enabled
bit 2 ULPWUDIS: ULPWU Wake-up Disable bit
1 = Wake-up from Deep Sleep with ULPWU disabled
0 = Wake-up from Deep Sleep with ULPWU enabled
bit 1 DSBOR: Deep Sleep BOR Event bit(2)
1 = The DSBOR was active and a BOR event was detected during Deep Sleep
0 = The DSBOR was not active, or was active but did not detect a BOR event during Deep Sleep
bit 0 RELEASE: I/O Pin State Release bit
1 = Upon waking from Deep Sleep, I/O pins maintain their previous states to Deep Sleep entry
0 = Release I/O pins from their state previous to Deep Sleep entry, and allow their respective TRIS and
LAT bits to control their states
Note 1: All register bits are reset only in the case of a POR event outside of Deep Sleep mode.
2: Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms
POR.

REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER(1)
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0, HS
DSINT0
bit 15 bit 8
R/W-0, HS U-0 U-0 R/W-0, HS R/W-0, HS R/W-0, HS U-0 R/W-0, HS

DSFLT DSWDT DSRTCC DSMCLR DSPOR(2,3)
bit 7 bit 0


bit 8 DSINT0: Interrupt-on-Change bit
1 = Interrupt-on-change was asserted during Deep Sleep
0 = Interrupt-on-change was not asserted during Deep Sleep
bit 7 DSFLT: Deep Sleep Fault Detect bit
1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been
corrupted
0 = No Fault was detected during Deep Sleep
bit 4 DSWDT: Deep Sleep Watchdog Timer Time-out bit
1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep
0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep
bit 3 DSRTCC: Real-Time Clock and Calendar (RTCC) Alarm bit
1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep
0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep
bit 2 DSMCLR: MCLR Event bit
1 = The MCLR pin was active and was asserted during Deep Sleep
0 = The MCLR pin was not active, or was active, but not asserted during Deep Sleep
bit 0 DSPOR: Power-on Reset Event bit(2,3)
1 = The VDD supply POR circuit was active and a POR event was detected
0 = The VDD supply POR circuit was not active, or was active but did not detect a POR event
Note 1: All register bits are cleared when the DSEN (DSCON<15>) bit is set.
2: All register bits are reset only in the case of a POR event outside of Deep Sleep mode, except bit,
DSPOR, which does not reset on a POR event that is caused due to a Deep Sleep exit.
3: Unlike the other bits in this register, this bit can be set outside of Deep Sleep.

10.3 Ultra Low-Power Wake-up EXAMPLE 10-3: ULTRA LOW-POWER
WAKE-UP INITIALIZATION
The Ultra Low-Power Wake-up (ULPWU) on pin, RB0,
allows a slow falling voltage to generate an interrupt //*******************************
without excess current consumption. // 1. Charge the capacitor on RB0
To use this feature: //*******************************

TRISBbits.TRISB0 = 0;
1. Charge the capacitor on RB0 by configuring the
RB0 pin to an output and setting it to 1. LATBbits.LATB0 = 1;
2. Stop charging the capacitor by configuring RB0 for(i = 0; i < 10000; i++) Nop();
as an input. //*****************************
3. Discharge the capacitor by setting the ULPEN //2. Stop Charging the capacitor
and ULPSINK bits in the ULPWCON register. // on RB0
4. Configure Sleep mode. //*****************************
5. Enter Sleep mode. TRISBbits.TRISB0 = 1;
When the voltage on RB0 drops below VIL, the device //*****************************
wakes up and executes the next instruction. //3. Enable ULPWU Interrupt
This feature provides a low-power technique for //*****************************
periodically waking up the device from Sleep mode. IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
The time-out is dependent on the discharge time of the
IPC21bits.ULPWUIP = 0x7;
RC circuit on RB0.
//*****************************
When the ULPWU module wakes the device from
//4. Enable the Ultra Low Power
Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Soft-
ware can check this bit upon wake-up to determine the // Wakeup module and allow
wake-up source. // capacitor discharge
See Example 10-3 for initializing the ULPWU module //*****************************

ULPWCONbits.ULPEN = 1;
ULPWCONbit.ULPSINK = 1;
//*****************************
//5. Enter Sleep Mode
//*****************************
Sleep();
//for sleep, execution will
//resume here
A series resistor, between RB0 and the external

capacitor, provides overcurrent protection for the
RB0/AN0/ULPWU pin and enables software calibration
of the time-out (see Figure 10-1).
FIGURE 10-1: SERIAL RESISTOR

R1
RB0
C1
A timer can be used to measure the charge time and

discharge time of the capacitor. The charge time can
then be adjusted to provide the desired delay in Sleep.
This technique compensates for the affects of temper-
ature, voltage and component accuracy. The peripheral
can also be configured as a simple, programmable
Low-Voltage Detect (LVD) or temperature sensor.

REGISTER 10-3: ULPWCON: ULPWU CONTROL REGISTER(1)
R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 R/W-0
ULPEN ULPSIDL ULPSINK
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:
bit 15 ULPEN: ULPWU Module Enable bit

1 = Module is enabled
0 = Module is disabled
bit 13 ULPSIDL: ULPWU Stop in Idle Select bit
1 = Discontinue module operation when the device enters Idle mode
0 = Continue module operation in Idle mode
bit 8 ULPSINK: ULPWU Current Sink Enable bit
1 = Current sink is enabled
0 = Current sink is disabled

10.4 Voltage Regulator-Based 10.4.3 SLEEP (STANDBY) MODE
Power-Saving Features In Sleep mode, the device is in Sleep and the main
HVREG is providing a regulated voltage at a reduced
PIC24FV32KA304 series devices have a voltage
(standby) supply current. This mode provides for
regulator that has the ability to alter functionality to
limited functionality due to the reduced supply current.
provide power savings. The on board regulator is made
It consumes less power than Fast Wake-up Sleep
up of two basic modules: the High-Voltage Regulator
mode, but requires a longer time to wake-up from
(HVREG) and the Low-Voltage Regulator (LVREG).
Sleep.
With the combination of HVREG and LVREG, the
following power modes are available:
10.4.4 LOW-VOLTAGE SLEEP MODE
10.4.1 RUN MODE In Low-Voltage Sleep mode, the device is in Sleep and
all regulated voltage is provided solely by the LVREG.
In Run mode, the main HVREG is providing a regulated
Consequently, this mode provides the lowest Sleep
voltage with enough current to supply a device running
power consumption, but is also the most limited in
at full speed, and the device is not in Sleep or Deep
terms of how much functionality can be enabled while
Sleep Mode. The LVREG may or may not be running,
in this mode. The low-voltage Sleep wake-up time is
but is unused.
longer than Sleep mode due to the extra time required
10.4.2 FAST WAKE-UP SLEEP MODE to raise the VCORE supply rail back to normal regulated
levels.
In Fast Wake-up Sleep mode, the device is in Sleep,
but the main HVREG is still providing the regulated Note: The PIC24F32KA30X family parts do
voltage at full supply current. This mode consumes the not have any internal voltage regulation,
most power in Sleep, but provides the fastest wake-up and therefore do not support
from Sleep. Low-Voltage Sleep mode.
10.4.5 DEEP SLEEP MODE

In Deep Sleep mode, both the main HVREG and
LVREG are shut down, providing the lowest possible
device power consumption. However, this mode
provides no retention or functionality of the device and
has the longest wake-up time.

TABLE 10-1: VOLTAGE REGULATION CONFIGURATION SETTINGS FOR PIC24FV32KA304
DEVICES
LVRCFG bit LVREN bit PMSLP bit Power Mode
Description
(FPOR<2>) (RCON<12> (RCON<8>) During Sleep
0 0 1 Fast Wake-up HVREG mode (normal) is unchanged during Sleep
Sleep LVREG is unused
0 0 0 Sleep HVREG goes to Low-Power Standby mode during
Sleep
(Standby) LVREG is unused
0 1 0 Low Voltage HVREG is off during Sleep
Sleep LVREG is enabled and provides Sleep voltage
regulation
1 X 1 Fast Wake-up HVREG mode (normal) is unchanged during Sleep
Sleep LVREG is disabled at all times
1 X 0 Sleep HVREG goes to Low-Power Standby mode during
Sleep
(Standby) LVREG is disabled at all times

10.5 Doze Mode 10.6 Selective Peripheral Module
Generally, changing clock speed and invoking one of
Control
the power-saving modes are the preferred strategies Idle and Doze modes allow users to substantially
for reducing power consumption. There may be reduce power consumption by slowing or stopping the
circumstances, however, where this is not practical. For CPU clock. Even so, peripheral modules still remain
example, it may be necessary for an application to clocked, and thus, consume power. There may be
maintain uninterrupted synchronous communication, cases where the application needs what these modes
even while it is doing nothing else. Reducing system do not provide: the allocation of power resources to
clock speed may introduce communication errors, CPU processing, with minimal power consumption
while using a power-saving mode may stop from the peripherals.
communications completely.
PIC24F devices address this requirement by allowing
Doze mode is a simple and effective alternative method peripheral modules to be selectively disabled, reducing
to reduce power consumption while the device is still or eliminating their power consumption. This can be
executing code. In this mode, the system clock done with two control bits:
continues to operate from the same source and at the
The Peripheral Enable bit, generically named,
same speed. Peripheral modules continue to be
XXXEN, located in the modules main control
clocked at the same speed, while the CPU clock speed
SFR.
is reduced. Synchronization between the two clock
domains is maintained, allowing the peripherals to The Peripheral Module Disable (PMD) bit,
access the SFRs while the CPU executes code at a generically named, XXXMD, located in one of
slower rate. the PMD Control registers.
Doze mode is enabled by setting the DOZEN bit Both bits have similar functions in enabling or disabling
(CLKDIV<11>). The ratio between peripheral and core its associated module. Setting the PMD bit for a module
clock speed is determined by the DOZE<2:0> bits disables all clock sources to that module, reducing its
(CLKDIV<14:12>). There are eight possible power consumption to an absolute minimum. In this
configurations, from 1:1 to 1:128, with 1:1 being the state, the control and status registers associated with
default. the peripheral will also be disabled, so writes to those
registers will have no effect, and read values will be
It is also possible to use Doze mode to selectively reduce invalid. Many peripheral modules have a corresponding
power consumption in event driven applications. This PMD bit.
allows clock-sensitive functions, such as synchronous
communications, to continue without interruption. Mean- In contrast, disabling a module by clearing its XXXEN
while, the CPU Idles, waiting for something to invoke an bit, disables its functionality, but leaves its registers
interrupt routine. Enabling the automatic return to available to be read and written to. Power consumption
full-speed CPU operation on interrupts is enabled by is reduced, but not by as much as the PMD bits are
setting the ROI bit (CLKDIV<15>). By default, interrupt used. Most peripheral modules have an enable bit;
events have no effect on Doze mode operation. exceptions include capture, compare and RTCC.
To achieve more selective power savings, peripheral
modules can also be selectively disabled when the
device enters Idle mode. This is done through the control
bit of the generic name format, XXXIDL. By default, all
modules that can operate during Idle mode will do so.
Using the disable on Idle feature disables the module
while in Idle mode, allowing further reduction of power
consumption during Idle mode, enhancing power
savings for extremely critical power applications.

NOTES:

11.0 I/O PORTS When a peripheral is enabled and the peripheral is
actively driving an associated pin, the use of the pin as
Note: This data sheet summarizes the features of a general purpose output pin is disabled. The I/O pin
this group of PIC24F devices. It is not may be read, but the output driver for the parallel port
intended to be a comprehensive reference bit will be disabled. If a peripheral is enabled, but the
source. For more information on the I/O peripheral is not actively driving a pin, that pin may be
Ports, refer to the PIC24F Family driven by a port.
Reference Manual, Section 12. I/O All port pins have three registers directly associated
Ports with Peripheral Pin Select with their operation as digital I/O. The Data Direction
(PPS) (DS39711). Note that the register (TRISx) determines whether the pin is an input
PIC24FV32KA304 family devices do not or an output. If the data direction bit is a 1, then the pin
support Peripheral Pin Select features. is an input. All port pins are defined as inputs after a
All of the device pins (except VDD and VSS) are shared Reset. Reads from the Data Latch register (LATx), read
between the peripherals and the parallel I/O ports. All the latch. Writes to the latch, write the latch. Reads
I/O input ports feature Schmitt Trigger inputs for from the port (PORTx), read the port pins, while writes
improved noise immunity. to the port pins, write the latch.
Any bit and its associated data and control registers
11.1 Parallel I/O (PIO) Ports that are not valid for a particular device will be
disabled. That means the corresponding LATx and
A parallel I/O port that shares a pin with a peripheral is, TRISx registers, and the port pin will read as zeros.
in general, subservient to the peripheral. The
When a pin is shared with another peripheral or
peripherals output buffer data and control signals are
function that is defined as an input only, it is
provided to a pair of multiplexers. The multiplexers
nevertheless regarded as a dedicated port because
select whether the peripheral or the associated port
there is no other competing source of outputs.
has ownership of the output data and control signals of
the I/O pin. The logic also prevents loop through, in Note: The I/O pins retain their state during Deep
which a ports digital output can drive the input of a Sleep. They will retain this state at
peripheral that shares the same pin. Figure 11-1 wake-up until the software restore bit
illustrates how ports are shared with other peripherals (RELEASE) is cleared.
and the associated I/O pin to which they are connected.
FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

Peripheral Module Output Multiplexers
Peripheral Input Data
Peripheral Module Enable

I/O
Peripheral Output Enable
1 Output Enable
Peripheral Output Data
0
PIO Module 1
Output Data
Read TRIS 0
Data Bus
D Q I/O Pin
WR TRIS
CK
TRIS Latch
D Q
WR LAT +
CK
WR PORT
Data Latch
Read LAT
Input Data
Read PORT

11.1.1 OPEN-DRAIN CONFIGURATION When reading the PORT register, all pins configured as
analog input channels will read as cleared (a low level).
In addition to the PORT, LAT and TRIS registers for
Analog levels on any pin that is defined as a digital
data control, each port pin can also be individually
input (including the ANx pins) may cause the input
configured for either digital or open-drain output. This is
buffer to consume current that exceeds the device
controlled by the Open-Drain Control register, ODCx,
specifications.
associated with each port. Setting any of the bits
configures the corresponding pin to act as an
11.2.1 ANALOG SELECTION REGISTER
open-drain output.
I/O pins with shared analog functionality, such as ADC
The maximum open-drain voltage allowed is the same
inputs and comparator inputs, must have their digital
as the maximum VIH specification.
inputs shut off when analog functionality is used. Note
that analog functionality includes an analog voltage
11.2 Configuring Analog Port Pins being applied to the pin externally.
The use of the ANS and TRIS registers control the To allow for analog control, the ANSx registers are
operation of the A/D port pins. The port pins that are provided. There is one ANS register for each port
desired as analog inputs must have their (ANSA, ANSB and ANSC). Within each ANSx register,
corresponding TRIS bit set (input). If the TRIS bit is there is a bit for each pin that shares analog
cleared (output), the digital output level (VOH or VOL) functionality with the digital I/O functionality.
will be converted. If a particular pin does not have an analog function, that
bit is unimplemented. See Register 11-1 to Register 11-3
for implementation.
REGISTER 11-1: ANSA: ANALOG SELECTION (PORTA)

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1

ANSA3 ANSA2 ANSA1 ANSA0
bit 7 bit 0
Legend: U = Unimplemented bit, read as 0

R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit

bit 3-0 ANSA<3:0>: Analog Select Control bits
1 = Digital input buffer is not active (use for analog input)
0 = Digital input buffer is active

REGISTER 11-2: ANSB: ANALOG SELECTION (PORTB)
R/W-1 R/W-1 R/W-1 R/W-1 U-0 U-0 U-0 U-0
ANSB15 ANSB14 ANSB13 ANSB12
bit 15 bit 8
U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1

ANSB4 ANSB3(1) ANSB2 ANSB1 ANSB0
bit 7 bit 0

bit 15-12 ANSB<15:12>: Analog Select Control bits

bit 4-0 ANSB<4:0>: Analog Select Control bits
Note 1: Not available on 20-pin devices.
REGISTER 11-3: ANSC ANALOG SELECTION (PORTC)

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1

ANSC2(1) ANSC1(1) ANSC0(1)
bit 7 bit 0


bit 2-0 ANSC<2:0>: Analog Select Control bits
1 = Digital Input Buffer Not Active (Use for Analog Input)
0 = Digital Input Buffer Active
Note 1: Not available on 20-pin or 28-pin devices.

11.2.2 I/O PORT WRITE/READ TIMING On any pin, only the pull-up resistor or the pull-down
resistor should be enabled, but not both of them. If the
One instruction cycle is required between a port
push button or the keypad is connected to VDD, enable
direction change or port write operation and a read
the pull-down, or if they are connected to VSS, enable
operation of the same port. Typically, this instruction
the pull-up resistors. The pull-ups are enabled
would be a NOP.
separately using the CNPU1 and CNPU2 registers,
which contain the control bits for each of the CN pins.
11.3 Input Change Notification
Setting any of the control bits enables the weak
The input change notification function of the I/O ports pull-ups for the corresponding pins. The pull-downs are
allows the PIC24FV32KA304 family of devices to enabled separately, using the CNPD1 and CNPD2
generate interrupt requests to the processor in registers, which contain the control bits for each of the
response to a Change-of-State (COS) on selected CN pins. Setting any of the control bits enables the
input pins. This feature is capable of detecting input weak pull-downs for the corresponding pins.
change of states, even in Sleep mode, when the clocks
When the internal pull-up is selected, the pin uses VDD
are disabled. Depending on the device pin count, there
as the pull-up source voltage. When the internal
are up to 23 external signals (CN0 through CN22) that
pull-down is selected, the pins are pulled down to VSS
may be selected (enabled) for generating an interrupt
by an internal resistor. Make sure that there is no
request on a Change-of-State.
external pull-up source/pull-down sink when the
There are six control registers associated with the CN internal pull-ups/pull-downs are enabled.
module. The CNEN1 and CNEN2 registers contain the
interrupt enable control bits for each of the CN input Note: Pull-ups and pull-downs on change notifi-
pins. Setting any of these bits enables a CN interrupt cation pins should always be disabled
for the corresponding pins. whenever the port pin is configured as a
digital output.
Each CN pin also has a weak pull-up/pull-down
connected to it. The pull-ups act as a current source
that is connected to the pin. The pull-downs act as a
current sink to eliminate the need for external resistors
when push button or keypad devices are connected.
EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; //Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
MOV W0, TRISB;
NOP; //Delay 1 cycle
BTSS PORTB, #13; //Next Instruction
Equivalent C Code
TRISB = 0xFF00; //Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
NOP(); //Delay 1 cycle
if(PORTBbits.RB13 == 1) // execute following code if PORTB pin 13 is set.
{
}

12.0 TIMER1 Figure 12-1 illustrates a block diagram of the 16-bit
Timer1 module.
Note: This data sheet summarizes the features To configure Timer1 for operation:
intended to be a comprehensive refer- 1. Set the TON bit (= 1).
ence source. For more information on 2. Select the timer prescaler ratio using the
Timers, refer to the PIC24F Family Refer- TCKPS<1:0> bits.
ence Manual, Section 14. Timers 3. Set the Clock and Gating modes using the TCS
(DS39704). and TGATE bits.
4. Set or clear the TSYNC bit to configure
The Timer1 module is a 16-bit timer which can serve as
synchronous or asynchronous operation.
the time counter for the Real-Time Clock (RTC), or
operate as a free-running, interval timer/counter. Timer1 5. Load the timer period value into the PR1
can operate in three modes: register.
6. If interrupts are required, set the interrupt enable
16-bit Timer
bit, T1IE. Use the priority bits, T1IP<2:0>, to set
16-bit Synchronous Counter the interrupt priority.
16-bit Asynchronous Counter
Timer1 also supports these features:
Timer Gate Operation
Selectable Prescaler Settings
Timer Operation During CPU Idle and Sleep
modes
Interrupt on 16-bit Period Register Match or
Falling Edge of External Gate Signal
FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM
TCKPS<1:0>
SOSCO/ TON 2
1x
T1CK
Gate Prescaler
SOSCEN Sync 01 1, 8, 64, 256
SOSCI
TCY 00
TGATE
TGATE TCS
1 Q D
Set T1IF
0 Q CK
0
Reset
TMR1
1 Sync
Comparator TSYNC
Equal
PR1

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER
R/W-0 U-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0

TON TSIDL T1ECS1(1) T1ECS0(1)
bit 15 bit 8
U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0

TGATE TCKPS1 TCKPS0 TSYNC TCS
bit 7 bit 0
Legend:
bit 15 TON: Timer1 On bit

1 = Starts 16-bit Timer1
0 = Stops 16-bit Timer1
bit 13 TSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
bit 9-8 T1ECS <1:0>: Timer1 Extended Clock Select bits(1)
11 = Reserved; do not use
10 = Timer1 uses LPRC as the clock source
01 = Timer1 uses External Clock from T1CK
00 = Timer1 uses Secondary Oscillator (SOSC) as the clock source
bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0:
1 = Gated time accumulation is enabled
0 = Gated time accumulation is disabled
bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits
11 = 1:256
10 = 1:64
01 = 1:8
00 = 1:1
bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit
When TCS = 1:
1 = Synchronize external clock input
0 = Do not synchronize external clock input
When TCS = 0:
bit 1 TCS: Timer1 Clock Source Select bit
1 = Timer1 clock source selected by T1ECS<1:0>
0 = Internal clock (FOSC/2)
Note 1: The T1ECS bits are valid only when TCS = 1.

13.0 TIMER2/3 AND TIMER4/5 To configure Timer2/3 or Timer4/5 for 32-bit operation:
1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
2. Select the prescaler ratio for Timer2 or Timer4
using the TCKPS<1:0> bits.
reference source. For more information 3. Set the Clock and Gating modes using the TCS
on Timers, refer to the PIC24F Family and TGATE bits.
Reference Manual, Section 14. 4. Load the timer period value. PR3 (or PR5) will
Timers (DS39704). contain the most significant word of the value
while PR2 (or PR4) contains the least significant
The Timer2/3 and Timer4/5 modules are 32-bit timers, word.
which can also be configured as four independent,16-bit 5. If interrupts are required, set the interrupt enable
timers with selectable operating modes. bit, TxIE. Use the priority bits, TxIP<2:0>, to set
As a 32-bit timer, Timer2/3 or Timer4/5 operate in three the interrupt priority.
modes: 6. Set the TON bit (TxCON<15> = 1).
Two independent 16-bit timers (Timer2 and The timer value, at any point, is stored in the register
Timer3) with all 16-bit operating modes (except pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5)
Asynchronous Counter mode) always contains the most significant word of the count,
Single 32-bit timer while TMR2 (TMR4) contains the least significant word.
Single 32-bit synchronous counter To configure any of the timers for individual 16-bit
They also support these features: operation:
Timer gate operation 1. Clear the T32 bit corresponding to that timer
Selectable prescaler settings (T2CON<3> for Timer2 and Timer3 or
Timer operation during Idle and Sleep modes T4CON<3> for Timer4 and Timer5).
Interrupt on a 32-bit Period register match 2. Select the timer prescaler ratio using the
TCKPS<1:0> bits.
ADC Event Trigger
3. Set the Clock and Gating modes using the TCS
Individually, all four of the 16-bit timers can function as and TGATE bits.
synchronous timers or counters. They also offer the
4. Load the timer period value into the PRx
features listed above, except for the ADC event trigger
register.
(this is implemented only with Timer3). The operating
modes and enabled features are determined by setting 5. If interrupts are required, set the interrupt enable
the appropriate bit(s) in the T2CON, T3CON, T4CON, bit, TxIE; use the priority bits, TxIP<2:0>, to set
and T5CON registers. T2CON,T3CON, T4CON, and the interrupt priority.
T5CON are provided in generic form in Register 13-1 6. Set the TON bit (TxCON<15> = 1).
and Register 13-2, respectively.
For 32-bit timer/counter operation, Timer2/Timer4 is
the least significant word (lsw) and Timer3/Timer5 is
the most significant word (msw) of the 32-bit timer.
Note: For 32-bit operation, T3CON or T5CON
control bits are ignored. Only T2CON or
T4CON control bits are used for setup and
control. Timer2 or Timer4 clock and gate
inputs are utilized for the 32-bit timer
modules, but an interrupt is generated with
the Timer3 or Timer5 interrupt flags.

FIGURE 13-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM
TCKPS<1:0>
T2CK TON 2
1x
(T4CK)
Gate Prescaler
Sync 01 1, 8, 64, 256
TCY 00
TGATE TGATE
TCS
1 Q D
Set T3IF (T5IF)
Q CK
0
PR3 PR2
(PR5) (PR4)
ADC Event Trigger(2)

Equal
Comparator
MSB LSB
TMR3 TMR2
Sync
Reset (TMR5) (TMR4)
16
(1)
Read TMR2 (TMR4)
Write TMR2 (TMR4)(1)
16
TMR3HLD 16
(TMR5HLD)
Data Bus<15:0>
Note 1: The 32-bit Timer Configuration bit, T32, must be set for 32-bit timer/counter operation. All control bits are
respective to the T2CON and T4CON registers.
2: The ADC event trigger is available only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode.

FIGURE 13-2: TIMER2 AND TIMER4 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM
TCKPS<1:0>
TON 2
T2CK 1x
(T4CK)
Gate Prescaler
Sync 01 1, 8, 64, 256
TGATE 00
TCY TCS
1 Q D TGATE
Set T2IF (T4IF) Q CK
0
Reset
TMR2 (TMR4) Sync
Comparator
Equal
PR2 (PR4)
FIGURE 13-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM
TCKPS<1:0>
T3CK TON 2
Sync 1x
(T5CK)
Prescaler
01 1, 8, 64, 256
TGATE 00
TCY TCS
1 Q D TGATE
Set T3IF (T5IF)
Q CK
0
Reset
TMR3 (TMR5)
ADC Event Trigger(1)

Comparator
Equal
PR3 (PR5)
Note 1: The ADC event trigger is available only on Timer3.

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER
R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0

TON TSIDL
bit 15 bit 8
U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0

(1)
TGATE TCKPS1 TCKPS0 T32 TCS
bit 7 bit 0
Legend:
bit 15 TON: Timer2 On bit

When TxCON<3> = 1:
1 = Starts 32-bit Timerx/y
0 = Stops 32-bit Timerx/y
When TxCON<3> = 0:
1 = Starts 16-bit Timerx
0 = Stops 16-bit Timerx
bit 13 TSIDL: Stop in Idle Mode bit
bit 6 TGATE: Timerx Gated Time Accumulation Enable bit
When TCS = 1:
When TCS = 0:
bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits
11 = 1:256
10 = 1:64
01 = 1:8
00 = 1:1
bit 3 T32: 32-Bit Timer Mode Select bit(1)
1 = Timer2 and Timer3 or Timer4 and Timer5 form a single 32-bit timer
0 = Timer2 and Timer3 or Timer4 and Timer5 act as two 16-bit timers
bit 1 TCS: Timerx Clock Source Select bit
1 = External clock from pin, TxCK (on the rising edge)
Note 1: In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

REGISTER 13-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER
R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0

TON(1) TSIDL(1)
bit 15 bit 8
U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0

TGATE(1) TCKPS1(1) TCKPS0(1) TCS(1)
bit 7 bit 0
Legend:
bit 15 TON: Timery On bit(1)

1 = Starts 16-bit Timery
0 = Stops 16-bit Timery
bit 13 TSIDL: Stop in Idle Mode bit(1)
bit 6 TGATE: Timery Gated Time Accumulation Enable bit(1)
When TCS = 1:
When TCS = 0:
bit 5-4 TCKPS<1:0>: Timery Input Clock Prescale Select bits(1)
11 = 1:256
10 = 1:64
01 = 1:8
00 = 1:1
bit 1 TCS: Timery Clock Source Select bit(1)
1 = External clock from the T3CK pin (on the rising edge)
Note 1: When 32-bit operation is enabled (TxCON<3> = 1), these bits have no effect on Timery operation. All timer
functions are set through TxCON.

NOTES:

14.0 INPUT CAPTURE WITH 14.1 General Operating Modes
DEDICATED TIMERS
14.1.1 SYNCHRONOUS AND TRIGGER
Note: This data sheet summarizes the features MODES
of this group of PIC24F devices. It is not By default, the input capture module operates in a
intended to be a comprehensive free-running mode. The internal 16-bit counter,
reference source. For more information, ICxTMR, counts up continuously, wrapping around
refer to the PIC24F Family Reference from FFFFh to 0000h on each overflow, with its period
Manual, Section 34. Input Capture synchronized to the selected external clock source.
with Dedicated Timer (DS39722). When a capture event occurs, the current 16-bit value
of the internal counter is written to the FIFO buffer.
All devices in the PIC24FV32KA304 family features
3 independent input capture modules. Each of the In Synchronous mode, the module begins capturing
modules offers a wide range of configuration and events on the ICx pin as soon as its selected clock
operating options for capturing external pulse events source is enabled. Whenever an event occurs on the
and generating interrupts. selected sync source, the internal counter is reset. In
Trigger mode, the module waits for a Sync event from
Key features of the input capture module include:
another internal module to occur before allowing the
Hardware-configurable for 32-bit operation in all internal counter to run.
modes by cascading two adjacent modules
Standard, free-running operation is selected by setting
Synchronous and Trigger modes of output the SYNCSEL bits to 00000 and clearing the ICTRIG
compare operation, with up to 20 user-selectable bit (ICxCON2<7>). Synchronous and Trigger modes
trigger/sync sources available are selected any time the SYNCSEL bits are set to any
A 4-level FIFO buffer for capturing and holding value except 00000. The ICTRIG bit selects either
timer values for several events Synchronous or Trigger mode; setting the bit selects
Configurable interrupt generation Trigger mode operation. In both modes, the SYNCSEL
Up to 6 clock sources available for each module, bits determine the sync/trigger source.
driving a separate internal 16-bit counter When the SYNCSEL bits are set to 00000 and
The module is controlled through two registers: ICxCON1 ICTRIG is set, the module operates in Software Trigger
(Register 14-1) and ICxCON2 (Register 14-2). A general mode. In this case, capture operations are started by
block diagram of the module is shown in Figure 14-1. manually setting the TRIGSTAT bit (ICxCON2<6>).
FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM

ICM<2:0>
ICI<1:0>
Prescaler Edge Detect Logic Event and Set ICxIF

Counter and Interrupt
1:1/4/16 Clock Synchronizer Logic
ICx Pin
ICTSEL<2:0>
Clock Increment 16
IC Clock Select ICxTMR 4-Level FIFO Buffer
Sources 16
Trigger and
Sync Logic 16
Reset
Trigger and ICxBUF
Sync Sources
SYNCSEL<4:0>
Trigger
ICOV, ICBNE System Bus

14.1.2 CASCADED (32-BIT) MODE For 32-bit cascaded operations, the setup procedure is
slightly different:
By default, each module operates independently with
its own 16-bit timer. To increase resolution, adjacent 1. Set the IC32 bits for both modules
even and odd modules can be configured to function as (ICyCON2<8> and (ICxCON2<8>), enabling the
a single 32-bit module. (For example, Modules 1 and 2 even-numbered module first. This ensures the
are paired, as are Modules 3 and 4, and so on.) The modules will start functioning in unison.
odd-numbered module (ICx) provides the Least Signif- 2. Set the ICTSEL and SYNCSEL bits for both
icant 16 bits of the 32-bit register pairs, and the even modules to select the same sync/trigger and
module (ICy) provides the Most Significant 16 bits. time base source. Set the even module first,
Wrap arounds of the ICx registers cause an increment then the odd module. Both modules must use
of their corresponding ICy registers. the same ICTSEL and SYNCSEL settings.
Cascaded operation is configured in hardware by 3. Clear the ICTRIG bit of the even module
setting the IC32 bit (ICxCON2<8>) for both modules. (ICyCON2<7>). This forces the module to run in
Synchronous mode with the odd module,
14.2 Capture Operations regardless of its trigger setting.
The input capture module can be configured to capture 4. Use the odd modules ICI bits (ICxCON1<6:5>)
timer values and generate interrupts on rising edges on to the desired interrupt frequency.
ICx, or all transitions on ICx. Captures can be configured 5. Use the ICTRIG bit of the odd module
to occur on all rising edges or just some (every 4th or (ICxCON2<7>) to configure Trigger or
16th). Interrupts can be independently configured to Synchronous mode operation.
generate on each event or a subset of events. Note: For Synchronous mode operation, enable
To set up the module for capture operations: the sync source as the last step. Both
1. If Synchronous mode is to be used, disable the input capture modules are held in Reset
sync source before proceeding. until the sync source is enabled.
2. Make sure that any previous data has been 6. Use the ICM bits of the odd module
removed from the FIFO by reading ICxBUF until (ICxCON1<2:0>) to set the desired capture
the ICBNE bit (ICxCON1<3>) is cleared. mode.
3. Set the SYNCSEL bits (ICxCON2<4:0>) to the The module is ready to capture events when the time
desired sync/trigger source. base and the trigger/sync source are enabled. When
4. Set the ICTSEL bits (ICxCON1<12:10>) for the the ICBNE bit (ICxCON1<3>) becomes set, at least
desired clock source. If the desired clock source one capture value is available in the FIFO. Read input
is running, set the ICTSEL bits before the input capture values from the FIFO until the ICBNE clears
capture module is enabled for proper to 0.
synchronization with the desired clock source. For 32-bit operation, read both the ICxBUF and
5. Set the ICI bits (ICxCON1<6:5>) to the desired ICyBUF for the full 32-bit timer value (ICxBUF for the
interrupt frequency. lsw, ICyBUF for the msw). At least one capture value is
6. Select Synchronous or Trigger mode operation: available in the FIFO buffer when the odd modules
a) Check that the SYNCSEL bits are not set to ICBNE bit (ICxCON1<3>) becomes set. Continue to
00000. read the buffer registers until ICBNE is cleared
b) For Synchronous mode, clear the ICTRIG (performed automatically by hardware).
bit (ICxCON2<7>).
c) For Trigger mode, set ICTRIG and clear the
TRIGSTAT bit (ICxCON2<6>).
7. Set the ICM bits (ICxCON1<2:0>) to the desired
operational mode.
8. Enable the selected trigger/sync source.

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1
U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0

ICSIDL ICTSEL2 ICTSEL1 ICTSEL0
bit 15 bit 8
U-0 R/W-0 R/W-0 R-0, HCS R-0, HCS R/W-0 R/W-0 R/W-0
ICI1 ICI0 ICOV ICBNE ICM2(1) ICM1(1) ICM0(1)
bit 7 bit 0
Legend: HCS = Hardware Clearable/Settable bit


bit 13 ICSIDL: Input Capture x Module Stop in Idle Control bit
1 = Input capture module halts in CPU Idle mode
0 = Input capture module continues to operate in CPU Idle mode
bit 12-10 ICTSEL<2:0>: Input Capture Timer Select bits
111 = System clock (FOSC/2)
110 = Reserved
101 = Reserved
100 = Timer1
011 = Timer5
010 = Timer4
001 = Timer2
000 = Timer3
bit 6-5 ICI<1:0>: Select Number of Captures per Interrupt bits
11 = Interrupt on every fourth capture event
10 = Interrupt on every third capture event
01 = Interrupt on every second capture event
00 = Interrupt on every capture event
bit 4 ICOV: Input Capture x Overflow Status Flag bit (read-only)
1 = Input capture overflow occurred
0 = No input capture overflow occurred
bit 3 ICBNE: Input Capture x Buffer Empty Status bit (read-only)
1 = Input capture buffer is not empty, at least one more capture value can be read
0 = Input capture buffer is empty
bit 2-0 ICM<2:0>: Input Capture Mode Select bits(1)
111 = Interrupt mode: input capture functions as interrupt pin only when device is in Sleep or Idle mode
(rising edge detect only, all other control bits are not applicable)
110 = Unused (module disabled)
101 = Prescaler Capture mode: capture on every 16th rising edge
100 = Prescaler Capture mode: capture on every 4th rising edge
011 = Simple Capture mode: capture on every rising edge
010 = Simple Capture mode: capture on every falling edge
001 = Edge Detect Capture mode: capture on every edge (rising and falling); ICI<1:0 bits do not
control interrupt generation for this mode
000 = Input capture module is turned off

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0

IC32
bit 15 bit 8
R/W-0 R/W-0, HS U-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-1

ICTRIG TRIGSTAT SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0
bit 7 bit 0


bit 8 IC32: Cascade Two IC Modules Enable bit (32-bit operation)
1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules)
0 = ICx functions independently as a 16-bit module
bit 7 ICTRIG: ICx Trigger/Sync Select bit
1 = Trigger ICx from source designated by SYNCSELx bits
0 = Synchronize ICx with source designated by SYNCSELx bits
bit 6 TRIGSTAT: Timer Trigger Status bit
1 = Timer source has been triggered and is running (set in hardware, can be set in software)
0 = Timer source has not been triggered and is being held clear
bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
11111 = Reserved
11110 = Reserved
11101 = Reserved
11100 = CTMU(1)
11011 = A/D(1)
11010 = Comparator 3(1)
10111 = Input Capture 4
10011 = Reserved
10010 = Reserved
1000x = Reserved
01111 = Timer5
01110 = Timer4
01101 = Timer3
01100 = Timer2
01011 = Timer1
01001 = Reserved
01000 = Reserved
00111 = Reserved
00110 = Reserved
00101 = Output Compare 5
00000 = Not synchronized to any other module
Note 1: Use these inputs as trigger sources only and never as sync sources.

15.0 OUTPUT COMPARE WITH In Synchronous mode, the module begins performing
its compare or PWM operation as soon as its selected
DEDICATED TIMERS
clock source is enabled. Whenever an event occurs on
Note: This data sheet summarizes the features the selected sync source, the modules internal counter
of this group of PIC24F devices. It is not is reset. In Trigger mode, the module waits for a sync
intended to be a comprehensive event from another internal module to occur before
reference source. For more information, allowing the counter to run.
refer to the PIC24F Family Reference Free-running mode is selected by default, or any time
Manual, Section 35. Output Compare that the SYNCSEL bits (OCxCON2<4:0>) are set to
with Dedicated Timer (DS39723). 00000. Synchronous or Trigger modes are selected
any time the SYNCSEL bits are set to any value except
All devices in the PIC24FV32KA304 family feature
00000. The OCTRIG bit (OCxCON2<7>) selects
3 independent output compare modules. Each of these
either Synchronous or Trigger mode. Setting this bit
modules offers a wide range of configuration and
selects Trigger mode operation. In both modes, the
operating options for generating pulse trains on internal
SYNCSEL bits determine the sync/trigger source.
device events. Also, the modules can produce
Pulse-Width Modulated (PWM) waveforms for driving
15.1.2 CASCADED (32-BIT) MODE
power applications.
By default, each module operates independently with
Key features of the output compare module include:
its own set of 16-bit Timer and Duty Cycle registers. To
Hardware-configurable for 32-bit operation in all increase the range, adjacent even and odd modules
modes by cascading two adjacent modules can be configured to function as a single 32-bit module.
Synchronous and Trigger modes of output (For example, Modules 1 and 2 are paired, as are
compare operation, with up to 21 user-selectable Modules 3 and 4, and so on.) The odd-numbered
trigger/sync sources available module (OCx) provides the Least Significant 16 bits of
Two separate Period registers (a main register, the 32-bit register pairs, and the even-numbered
OCxR, and a secondary register, OCxRS) for module (OCy) provides the Most Significant 16 bits.
greater flexibility in generating pulses of varying Wrap arounds of the OCx registers cause an increment
widths of their corresponding OCy registers.
Configurable for single pulse or continuous pulse Cascaded operation is configured in hardware by setting
generation on an output event, or continuous the OC32 bit (OCxCON2<8>) for both modules.
PWM waveform generation
Up to 6 clock sources available for each module,
driving a separate internal 16-bit counter
15.1 General Operating Modes

15.1.1 SYNCHRONOUS AND TRIGGER
MODES
By default, the output compare module operates in a
free-running mode. The internal 16-bit counter,
OCxTMR, counts up continuously, wrapping around
from FFFFh to 0000h on each overflow, with its period
synchronized to the selected external clock source.
Compare or PWM events are generated each time a
match between the internal counter and one of the
Period registers occurs.

FIGURE 15-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)
DCBx
OCMx
OCxCON1 OCINV
OCTRIS
OCTSELx
OCxCON2 FLTOUT
SYNCSELx
FLTTRIEN
TRIGSTAT
FLTMD
TRIGMODE
ENFLTx
OCTRIG OCxR OCFLTx
Match Event OCx Pin

Comparator
Clock Increment
OC Clock Select
Sources
OCxTMR OC Output and
Reset Fault Logic OCFA/
OCFB/
Match Event CxOUT
Comparator
Match Event
Trigger and Trigger and
Sync Sources Sync Logic OCxRS
Reset
OCx Interrupt

15.2 Compare Operations For 32-bit cascaded operation, these steps are also
necessary:
In Compare mode (Figure 15-1), the output compare
module can be configured for single-shot or continuous 1. Set the OC32 bits for both registers
pulse generation. It can also repeatedly toggle an (OCyCON2<8> and (OCxCON2<8>). Enable
output pin on each timer event. the even-numbered module first to ensure the
modules will start functioning in unison.
To set up the module for compare operations:
2. Clear the OCTRIG bit of the even module
1. Calculate the required values for the OCxR and (OCyCON2), so the module will run in
(for Double Compare modes) OCxRS Duty Synchronous mode.
Cycle registers:
3. Configure the desired output and Fault settings
a) Determine the instruction clock cycle time. for OCy.
Take into account the frequency of the
4. Force the output pin for OCx to the output state
external clock to the timer source (if one is by clearing the OCTRIS bit.
used) and the timer prescaler settings.
5. If Trigger mode operation is required, configure
b) Calculate time to the rising edge of the the trigger options in OCx by using the OCTRIG
output pulse relative to the timer start value (OCxCON2<7>), TRIGSTAT (OCxCON2<6>)
(0000h). and SYNCSEL (OCxCON2<4:0>) bits.
c) Calculate the time to the falling edge of the 6. Configure the desired Compare or PWM mode
pulse based on the desired pulse width, and of operation (OCM<2:0>) for OCy first, then for
the time to the rising edge of the pulse. OCx.
2. Write the rising edge value to OCxR and the Depending on the output mode selected, the module
falling edge value to OCxRS. holds the OCx pin in its default state and forces a
3. For Trigger mode operations, set OCTRIG to transition to the opposite state when OCxR matches
enable Trigger mode. Set or clear TRIGMODE to the timer. In Double Compare modes, OCx is forced
configure trigger operation and TRIGSTAT to back to its default state when a match with OCxRS
select a hardware or software trigger. For occurs. The OCxIF interrupt flag is set after an OCxR
Synchronous mode, clear OCTRIG. match in Single Compare modes and after each
4. Set the SYNCSEL<4:0> bits to configure the OCxRS match in Double Compare modes.
trigger or synchronization source. If free-running Single-shot pulse events only occur once, but may be
timer operation is required, set the SYNCSEL repeated by simply rewriting the value of the
bits to 00000 (no sync/trigger source). OCxCON1 register. Continuous pulse events continue
5. Select the time base source with the indefinitely until terminated.
OCTSEL<2:0> bits. If the desired clock source is
running, set the OCTSEL<2:0> bits before the
output compare module is enabled for proper
synchronization with the desired clock source. If
necessary, set the TON bit for the selected timer
which enables the compare time base to count.
Synchronous mode operation starts as soon as
the synchronization source is enabled; Trigger
mode operation starts after a trigger source event
occurs.
6. Set the OCM<2:0> bits for the appropriate
compare operation (0xx).

15.3 Pulse-Width Modulation (PWM) 4. Select a clock source by writing the
Mode OCTSEL2<2:0> (OCxCON<12:10>) bits.
5. Enable interrupts, if required, for the timer and
In PWM mode, the output compare module can be output compare modules. The output compare
configured for edge-aligned or center-aligned pulse interrupt is required for PWM Fault pin utilization.
waveform generation. All PWM operations are 6. Select the desired PWM mode in the OCM<2:0>
double-buffered (buffer registers are internal to the (OCxCON1<2:0>) bits.
module and are not mapped into SFR space). 7. If a timer is selected as a clock source, set the
To configure the output compare module for TMRy prescale value and enable the time base by
edge-aligned PWM operation: setting the TON (TxCON<15>) bit.
1. Calculate the desired on-time and load it into the
OCxR register.
2. Calculate the desired period and load it into the
OCxRS register.
3. Select the current OCx as the synchronization
source by writing 0x1F to SYNCSEL<4:0>
(OCxCON2<4:0>) and 0 to OCTRIG
(OCxCON2<7>).
FIGURE 15-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)
OCxCON1
OCMx
OCxCON2 OCINV
OCTSELx OCTRIS
SYNCSELx OCxR and DCB<1:0> FLTOUT
TRIGSTAT FLTTRIEN
TRIGMODE FLTMD
OCTRIG Rollover/Reset ENFLTx
OCFLTx
OCxR and DCB<1:0> Buffers DCB<1:0>
OCx Pin
Comparator Match
Clock Increment
OC Clock Event
Select
Sources
OC Output Timing
OCxTMR
Rollover and Fault Logic
Reset
Comparator OCFA/OCFB/CxOUT
Match Event Match
Trigger and Event
Trigger and
Sync Sources Sync Logic
OCxRS Buffer
Rollover/Reset
OCxRS
OCx Interrupt
Reset

15.3.1 PWM PERIOD 15.3.2 PWM DUTY CYCLE
In Edge-Aligned PWM mode, the period is specified by The PWM duty cycle is specified by writing to the
the value of the OCxRS register. In Center-Aligned OCxRS and OCxR registers. The OCxRS and OCxR
PWM mode, the period of the synchronization source, registers can be written to at any time, but the duty
such as the Timers PRy, specifies the period. The cycle value is not latched until a period is complete.
period in both cases can be calculated using This provides a double buffer for the PWM duty cycle
Equation 15-1. and is essential for glitchless PWM operation.
Some important boundary parameters of the PWM duty
EQUATION 15-1: CALCULATING THE PWM cycle include:
PERIOD(1)
Edge-Aligned PWM:
PWM Period = [Value + 1] x TCY x (Prescaler Value) - If OCxR and OCxRS are loaded with 0000h,
the OCx pin will remain low (0% duty cycle).
Where:
Value = OCxRS in Edge-Aligned PWM mode - If OCxRS is greater than OCxR, the pin will
and can be PRy in Center-Aligned PWM mode remain high (100% duty cycle).
(if TMRy is the sync source). Center-Aligned PWM (with TMRy as the sync
source):
Note 1: Based on TCY = TOSC * 2; Doze mode and
- If OCxR, OCxRS and PRy are all loaded with
PLL are disabled.
0000h, the OCx pin will remain low (0% duty
cycle).
- If OCxRS is greater than PRy, the pin will go
high (100% duty cycle).
See Example 15-3 for PWM mode timing details.
Table 15-1 and Table 15-2 show example PWM
frequencies and resolutions for a device operating at
4 MIPS and 10 MIPS, respectively.
EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION(1)
log10 (F
PWM
FCY
(Prescale Value) ) bits
Maximum PWM Resolution (bits) =
log10(2)
Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.
EQUATION 15-3: PWM PERIOD AND DUTY CYCLE CALCULATIONS(1)

1. Find the OCxRS register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL (32 MHz device
clock rate) and a prescaler setting of 1:1 using Edge-Aligned PWM mode:
TCY = 2 * TOSC = 62.5 ns
PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 s
PWM Period = (OCxRS + 1) TCY (OCx Prescale Value)
19.2 s = (OCxRS + 1) 62.5 ns 1
OCxRS = 306
2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:
PWM Resolution = log10 (FCY/FPWM)/log102) bits
= (log10 (16 MHz/52.08 kHz)/log102) bits
= 8.3 bits
Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

15.4 Subcycle Resolution The DCB bits are intended for use with a clock source
identical to the system clock. When an OCx module
The DCB bits (OCxCON2<10:9>) provide for resolution with enabled prescaler is used, the falling edge delay
better than one instruction cycle. When used, they caused by the DCB bits will be referenced to the
delay the falling edge generated from a match event by system clock period rather than the OCx modules
a portion of an instruction cycle. period.
For example, setting DCB<1:0> = 10 causes the falling
edge to occur halfway through the instruction cycle in
which the match event occurs, instead of at the
beginning. These bits cannot be used when
OCM<2:0> = 001. When operating the module in PWM
mode (OCM<2:0> = 110 or 111), the DCB bits will be
double-buffered.
TABLE 15-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz)(1)
PWM Frequency 7.6 Hz 61 Hz 122 Hz 977 Hz 3.9 kHz 31.3 kHz 125 kHz
Prescaler Ratio 8 1 1 1 1 1 1
Period Value FFFFh FFFFh 7FFFh 0FFFh 03FFh 007Fh 001Fh
Resolution (bits) 16 16 15 12 10 7 5
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.
TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (FCY = 16 MHz)(1)
PWM Frequency 30.5 Hz 244 Hz 488 Hz 3.9 kHz 15.6 kHz 125 kHz 500 kHz
Prescaler Ratio 8 1 1 1 1 1 1
Period Value FFFFh FFFFh 7FFFh 0FFFh 03FFh 007Fh 001Fh
Resolution (bits) 16 16 15 12 10 7 5

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1
U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 ENFLT2 ENFLT1
bit 15 bit 8
R/W-0 R/W-0, HCS R/W-0, HCS R/W-0, HCS R/W-0 R/W-0 R/W-0 R/W-0
(1) (1)
ENFLT0 OCFLT2 OCFLT1 OCFLT0 TRIGMODE OCM2 OCM1 OCM0(1)
bit 7 bit 0
Legend: HCS = Hardware Clearable/Settable bit


bit 13 OCSIDL: Stop Output Compare x in Idle Mode Control bit
1 = Output compare x halts in CPU Idle mode
0 = Output compare x continues to operate in CPU Idle mode
bit 12-10 OCTSEL<2:0>: Output Compare x Timer Select bits
111 = System clock
110 = Reserved
101 = Reserved
100 = Timer1
011 = Timer5
010 = Timer4
001 = Timer3
000 = Timer2
bit 9 ENFLT2: Comparator Fault Input Enable bit(2)
1 = Comparator Fault input is enabled
0 = Comparator Fault input is disabled
bit 8 ENFLT1: OCFB Fault Input Enable bit
1 = OCFB Fault input is enabled
0 = OCFB Fault input is disabled
bit 7 ENFLT0: OCFA Fault Input Enable bit
1 = OCFA Fault input is enabled
0 = OCFA Fault input is disabled
bit 6 OCFLT2: PWM Comparator Fault Condition Status bit(2)
1 = PWM comparator Fault condition has occurred (this is cleared in hardware only)
0 = PWM comparator Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 5 OCFLT1: PWM OCFB Fault Input Enable bit
1 = PWM OCFB Fault condition has occurred (this is cleared in hardware only)
0 = PWM OCFB Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 4 OCFLT0: PWM OCFA Fault Condition Status bit
1 = PWM OCFA Fault condition has occurred (this is cleared in hardware only)
0 = PWM OCFA Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 3 TRIGMODE: Trigger Status Mode Select bit
1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
0 = TRIGSTAT is only cleared by software
Note 1: The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use
Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)
bit 2-0 OCM<2:0>: Output Compare x Mode Select bits(1)
111 = Center-Aligned PWM mode on OCx
110 = Edge-Aligned PWM mode on OCx
101 = Double Compare Continuous Pulse mode: initialize OCx pin low, toggle OCx state continuously
on alternate matches of OCxR and OCxRS
100 = Double Compare Single-Shot mode: initialize OCx pin low, toggle OCx state on matches of
OCxR and OCxRS for one cycle
011 = Single Compare Continuous Pulse mode: compare events continuously toggle the OCx pin
010 = Single Compare Single-Shot mode: initialize OCx pin high, compare event forces the OCx pin low
001 = Single Compare Single-Shot mode: initialize OCx pin low, compare event forces the OCx pin high
000 = Output compare channel is disabled
Note 1: The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use
Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2
R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0
FLTMD FLTOUT FLTTRIEN OCINV DCB1(3) DCB0(3) OC32
bit 15 bit 8
R/W-0 R/W-0, HS R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0

OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0
bit 7 bit 0

bit 15 FLTMD: Fault Mode Select bit

1 = Fault mode is maintained until the Fault source is removed and the corresponding OCFLT0 bit is
cleared in software
0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts
bit 14 FLTOUT: Fault Out bit
1 = PWM output is driven high on a Fault
0 = PWM output is driven low on a Fault
bit 13 FLTTRIEN: Fault Output State Select bit
1 = Pin is forced to an output on a Fault condition
0 = Pin I/O condition is unaffected by a Fault
bit 12 OCINV: OCMP Invert bit
1 = OCx output is inverted
0 = OCx output is not inverted
bit 10-9 DCB<1:0>: OC Pulse-Width Least Significant bits(3)
11 = Delay OCx falling edge by 3/4 of the instruction cycle
00 = OCx falling edge occurs at start of the instruction cycle
bit 8 OC32: Cascade Two OC Modules Enable bit (32-bit operation)
1 = Cascade module operation is enabled
0 = Cascade module operation is disabled
bit 7 OCTRIG: OCx Trigger/Sync Select bit
1 = Trigger OCx from source designated by SYNCSELx bits
0 = Synchronize OCx with source designated by SYNCSELx bits
bit 6 TRIGSTAT: Timer Trigger Status bit
1 = Timer source has been triggered and is running
0 = Timer source has not been triggered and is being held clear
bit 5 OCTRIS: OCx Output Pin Direction Select bit
1 = OCx pin is tri-stated
0 = Output compare peripheral x is connected to the OCx pin
Note 1: Do not use an OC module as its own trigger source, either by selecting this mode or another equivalent
SYNCSEL setting.
2: Use these inputs as trigger sources only and never as sync sources.
3: These bits affect the rising edge when OCINV = 1. The bits have no effect when the OCM bits
(OCxCON1<2:0>) = 001.

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)
bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
11111 = This OC module(1)
11110 = Reserved
11101 = Reserved
11100 = CTMU(2)
11011 = A/D(2)
10111 = Input Capture 4(2)
100xx = Reserved
01111 = Timer5
01110 = Timer4
01101 = Timer3
01100 = Timer2
01011 = Timer1
01001 = Reserved
01000 = Reserved
00111 = Reserved
00110 = Reserved
00101 = Output Compare 5(1)
00000 = Not synchronized to any other module
Note 1: Do not use an OC module as its own trigger source, either by selecting this mode or another equivalent
SYNCSEL setting.
2: Use these inputs as trigger sources only and never as sync sources.
3: These bits affect the rising edge when OCINV = 1. The bits have no effect when the OCM bits
(OCxCON1<2:0>) = 001.

16.0 SERIAL PERIPHERAL To set up the SPI1 module for the Standard Master
mode of operation:
INTERFACE (SPI)
1. If using interrupts:
Note: This data sheet summarizes the features of a) Clear the respective SPI1IF bit in the IFS0
this group of PIC24F devices. It is not register.
intended to be a comprehensive reference
b) Set the respective SPI1IE bit in the IEC0
source. For more information on the Serial
register.
Peripheral Interface, refer to the PIC24F
Family Reference Manual, Section 23. c) Write the respective SPI1IPx bits in the
Serial Peripheral Interface (SPI) IPC2 register to set the interrupt priority.
(DS39699). 2. Write the desired settings to the SPI1CON1 and
SPI1CON2 registers with the MSTEN bit
The Serial Peripheral Interface (SPI) module is a (SPI1CON1<5>) = 1.
synchronous serial interface useful for communicating 3. Clear the SPIROV bit (SPI1STAT<6>).
with other peripheral or microcontroller devices. These
4. Enable SPI operation by setting the SPIEN bit
peripheral devices may be serial data EEPROMs, shift
(SPI1STAT<15>).
registers, display drivers, A/D Converters, etc. The SPI
module is compatible with Motorola SPI and SIOP 5. Write the data to be transmitted to the SPI1BUF
interfaces. register. Transmission (and reception) will start
as soon as data is written to the SPI1BUF
The module supports operation in two buffer modes. In register.
Standard mode, data is shifted through a single serial
buffer. In Enhanced Buffer mode, data is shifted To set up the SPI module for the Standard Slave mode
through an 8-level FIFO buffer. of operation:
1. Clear the SPI1BUF register.
Note: Do not perform read-modify-write
operations (such as bit-oriented 2. If using interrupts:
instructions) on the SPI1BUF register in a) Clear the respective SPI1IF bit in the IFS0
either Standard or Enhanced Buffer mode. register.
b) Set the respective SPI1IE bit in the IEC0
The module also supports a basic framed SPI protocol
register.
while operating in either Master or Slave mode. A total
of four framed SPI configurations are supported. c) Write the respective SPI1IP bits in the IPC2
register to set the interrupt priority.
The SPI serial interface consists of four pins:
3. Write the desired settings to the SPI1CON1
SDI1: Serial Data Input and SPI1CON2 registers with the MSTEN bit
SDO1: Serial Data Output (SPI1CON1<5>) = 0.
SCK1: Shift Clock Input or Output 4. Clear the SMP bit.
SS1: Active-Low Slave Select or Frame 5. If the CKE bit is set, then the SSEN bit
Synchronization I/O Pulse (SPI1CON1<7>) must be set to enable the SS1
The SPI module can be configured to operate using 2, pin.
3 or 4 pins. In the 3-pin mode, SS1 is not used. In the 6. Clear the SPIROV bit (SPI1STAT<6>).
2-pin mode, both SDO1 and SS1 are not used. 7. Enable SPI operation by setting the SPIEN bit
Block diagrams of the module in Standard and (SPI1STAT<15>).
Enhanced Buffer modes are shown in Figure 16-1 and
Figure 16-2.
The devices of the PIC24FV32KA304 family offer two
SPI modules on a device.
Note: In this section, the SPI modules are
referred to as SPIx. Special Function
Registers (SFRs) will follow a similar
notation. For example, SPI1CON1 or
SPI1CON2 refers to the control register
for the SPI1 module.

FIGURE 16-1: SPIx MODULE BLOCK DIAGRAM (STANDARD BUFFER MODE)
SCK1 1:1 to 1:8 1:1/4/16/64

Secondary Primary FCY
Prescaler Prescaler
SS1/FSYNC1
Sync Control Select
Control Clock Edge SPI1CON1<1:0>
Shift Control SPI1CON1<4:2>

SDO1
Enable
SDI1 bit 0 Master Clock
SPI1SR
Transfer Transfer
SPI1BUF
Read SPI1BUF Write SPI1BUF
16
Internal Data Bus

To set up the SPI1 module for the Enhanced Buffer To set up the SPI1 module for the Enhanced Buffer
Master (EBM) mode of operation: Slave mode of operation:
1. If using interrupts: 1. Clear the SPI1BUF register.
a) Clear the respective SPI1IF bit in the IFS0 2. If using interrupts:
register. a) Clear the respective SPI1IF bit in the IFS0
b) Set the respective SPI1IE bit in the IEC0 register.
register. b) Set the respective SPI1IE bit in the IEC0
c) Write the respective SPI1IPx bits in the register.
IPC2 register. c) Write the respective SPI1IPx bits in the
2. Write the desired settings to the SPI1CON1 IPC2 register to set the interrupt priority.
and SPI1CON2 registers with the MSTEN bit 3. Write the desired settings to the SPI1CON1 and
(SPI1CON1<5>) = 1. SPI1CON2 registers with the MSTEN bit
3. Clear the SPIROV bit (SPI1STAT<6>). (SPI1CON1<5>) = 0.
4. Select Enhanced Buffer mode by setting the 4. Clear the SMP bit.
SPIBEN bit (SPI1CON2<0>). 5. If the CKE bit is set, then the SSEN bit must be
5. Enable SPI operation by setting the SPIEN bit set, thus enabling the SS1 pin.
(SPI1STAT<15>). 6. Clear the SPIROV bit (SPI1STAT<6>).
6. Write the data to be transmitted to the SPI1BUF 7. Select Enhanced Buffer mode by setting the
register. Transmission (and reception) will start SPIBEN bit (SPI1CON2<0>).
as soon as data is written to the SPI1BUF 8. Enable SPI operation by setting the SPIEN bit
register. (SPI1STAT<15>).
FIGURE 16-2: SPIx MODULE BLOCK DIAGRAM (ENHANCED BUFFER MODE)
SCK1
1:1 to 1:8 1:1/4/16/64
Secondary Primary FCY
Prescaler Prescaler
SS1/FSYNC1
Sync Control Select
Control Clock Edge SPI1CON1<1:0>
Shift Control SPI1CON1<4:2>

SDO1
Enable
SDI1 bit 0 Master Clock
SPI1SR
Transfer Transfer
8-Level FIFO 8-Level FIFO

Receive Buffer Transmit Buffer
SPI1BUF
Read SPI1BUF Write SPI1BUF
16
Internal Data Bus

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER
R/W-0 U-0 R/W-0 U-0 U-0 R-0, HSC R-0, HSC R-0, HSC
SPIEN SPISIDL SPIBEC2 SPIBEC1 SPIBEC0
bit 15 bit 8
R-0,HSC R/C-0, HS R/W-0, HSC R/W-0 R/W-0 R/W-0 R-0, HSC R-0, HSC
SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF
bit 7 bit 0
Legend: C = Clearable bit HS = Hardware Settable bit HSC = Hardware Settable/Clearable bit
bit 15 SPIEN: SPI1 Enable bit

1 = Enables module and configures SCK1, SDO1, SDI1 and SS1 as serial port pins
0 = Disables module
bit 13 SPISIDL: Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode
bit 10-8 SPIBEC<2:0>: SPI1 Buffer Element Count bits (valid in Enhanced Buffer mode)
Master mode:
Number of SPI transfers pending.
Slave mode:
Number of SPI transfers unread.
bit 7 SRMPT: Shift Register (SPI1SR) Empty bit (valid in Enhanced Buffer mode)
1 = SPI1 Shift register is empty and ready to send or receive
0 = SPI1 Shift register is not empty
bit 6 SPIROV: Receive Overflow Flag bit
1 = A new byte/word is completely received and discarded
(The user software has not read the previous data in the SPI1BUF register.)
0 = No overflow has occurred
bit 5 SRXMPT: Receive FIFO Empty bit (valid in Enhanced Buffer mode)
1 = Receive FIFO is empty
0 = Receive FIFO is not empty
bit 4-2 SISEL<2:0>: SPI1 Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)
111 = Interrupt when SPIx transmit buffer is full (SPITBF bit is set)
110 = Interrupt when last bit is shifted into SPI1SR; as a result, the TX FIFO is empty
101 = Interrupt when the last bit is shifted out of SPI1SR; now the transmit is complete
100 = Interrupt when one data byte is shifted into the SPI1SR; as a result, the TX FIFO has one open spot
011 = Interrupt when SPIx receive buffer is full (SPIRBF bit set)
010 = Interrupt when SPIx receive buffer is 3/4 or more full
001 = Interrupt when data is available in receive buffer (SRMPT bit is set)
000 = Interrupt when the last data in the receive buffer is read; as a result, the buffer is empty (SRXMPT
bit is set)

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)
bit 1 SPITBF: SPI1 Transmit Buffer Full Status bit
1 = Transmit not yet started, SPIxTXB is full
0 = Transmit started, SPIxTXB is empty
In Standard Buffer mode:
Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.
Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
In Enhanced Buffer mode:
Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location.
Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0 SPIRBF: SPIx Receive Buffer Full Status bit
1 = Receive is complete, SPIxRXB is full
0 = Receive is not complete, SPIxRXB is empty
In Standard Buffer mode:
Automatically set in hardware when SPI1 transfers data from SPIxSR to SPIxRXB.
Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.
In Enhanced Buffer mode:
Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer
location.
Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

REGISTER 16-2: SPIXCON1: SPIx CONTROL REGISTER 1
U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
DISSCK DISSDO MODE16 SMP CKE(1)
bit 15 bit 8

SSEN CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0
bit 7 bit 0
Legend:

bit 12 DISSCK: Disable SCK1 pin bit (SPI Master modes only)
1 = Internal SPI clock is disabled, pin functions as I/O
0 = Internal SPI clock is enabled
bit 11 DISSDO: Disables SDO1 pin bit
1 = SDO1 pin is not used by module; pin functions as I/O
0 = SDO1 pin is controlled by the module
bit 10 MODE16: Word/Byte Communication Select bit
1 = Communication is word-wide (16 bits)
0 = Communication is byte-wide (8 bits)
bit 9 SMP: SPI1 Data Input Sample Phase bit
Master mode:
1 = Input data sampled at end of data output time
0 = Input data sampled at middle of data output time
Slave mode:
SMP must be cleared when SPI1 is used in Slave mode.
bit 8 CKE: SPI1 Clock Edge Select bit(1)
1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)
0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)
bit 7 SSEN: Slave Select Enable bit (Slave mode)
1 = SS1 pin is used for Slave mode
0 = SS1 pin is not used by module; pin controlled by port function
bit 6 CKP: Clock Polarity Select bit
1 = Idle state for clock is a high level; active state is a low level
0 = Idle state for clock is a low level; active state is a high level
bit 5 MSTEN: Master Mode Enable bit
1 = Master mode
0 = Slave mode
bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
111 = Secondary prescale 1:1
.
.
.
Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to 0 for the Framed
SPI modes (FRMEN = 1).

REGISTER 16-2: SPIXCON1: SPIx CONTROL REGISTER 1 (CONTINUED)
bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode)
11 = Primary prescale 1:1
Note 1: The CKE bit is not used in the Framed SPI modes. The user should program this bit to 0 for the Framed
SPI modes (FRMEN = 1).
REGISTER 16-3: SPIxCON2: SPI1 CONTROL REGISTER 2
R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0

FRMEN SPIFSD SPIFPOL
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0

SPIFE SPIBEN
bit 7 bit 0
Legend:
bit 15 FRMEN: Framed SPI1 Support bit

1 = Framed SPI1 support is enabled
0 = Framed SPI1 support is disabled
bit 14 SPIFSD: Frame Sync Pulse Direction Control on SS1 Pin bit
1 = Frame sync pulse input (slave)
0 = Frame sync pulse output (master)
bit 13 SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only)
1 = Frame sync pulse is active-high
0 = Frame sync pulse is active-low
bit 1 SPIFE: Frame Sync Pulse Edge Select bit
1 = Frame sync pulse coincides with first bit clock
0 = Frame sync pulse precedes first bit clock
bit 0 SPIBEN: Enhanced Buffer Enable bit
1 = Enhanced buffer is enabled
0 = Enhanced buffer is disabled (Legacy mode)

EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED(1)
FCY
FSCK =
Primary Prescaler * Secondary Prescaler
TABLE 16-1: SAMPLE SCK FREQUENCIES(1,2)

Secondary Prescaler Settings
FCY = 16 MHz
1:1 2:1 4:1 6:1 8:1
Primary Prescaler Settings 1:1 Invalid 8000 4000 2667 2000
4:1 4000 2000 1000 667 500
16:1 1000 500 250 167 125
64:1 250 125 63 42 31
FCY = 5 MHz
Primary Prescaler Settings 1:1 5000 2500 1250 833 625
4:1 1250 625 313 208 156
16:1 313 156 78 52 39
64:1 78 39 20 13 10
2: SCK1 frequencies indicated in kHz.

17.0 INTER-INTEGRATED 17.2 Communicating as a Master in a
CIRCUIT (I2C) Single Master Environment
Note: This data sheet summarizes the features The details of sending a message in Master mode
of this group of PIC24F devices. It is not depends on the communications protocol for the device
intended to be a comprehensive being communicated with. Typically, the sequence of
reference source. For more information events is as follows:
on the Inter-Integrated Circuit, refer to the 1. Assert a Start condition on SDA1 and SCL1.
PIC24F Family Reference Manual, 2. Send the I2C device address byte to the slave
Section 24. Inter-Integrated Circuit with a write indication.
(I2C) (DS39702). 3. Wait for and verify an Acknowledge from the
2
The Inter-Integrated Circuit (I C) module is a serial slave.
interface useful for communicating with other 4. Send the first data byte (sometimes known as
peripheral or microcontroller devices. These peripheral the command) to the slave.
devices may be serial data EEPROMs, display drivers, 5. Wait for and verify an Acknowledge from the
A/D Converters, etc. slave.
The I2C module supports these features: 6. Send the serial memory address low byte to the
slave.
Independent master and slave logic
7. Repeat Steps 4 and 5 until all data bytes are
7-bit and 10-bit device addresses
sent.
General call address, as defined in the I2C protocol
8. Assert a Repeated Start condition on SDA1 and
Clock stretching to provide delays for the
SCL1.
processor to respond to a slave data request
Both 100 kHz and 400 kHz bus specifications 9. Send the device address byte to the slave with
a read indication.
Configurable address masking
Multi-Master modes to prevent loss of messages 10. Wait for and verify an Acknowledge from the
in arbitration slave.
Bus Repeater mode, allowing the acceptance of 11. Enable master reception to receive serial
all messages as a slave, regardless of the memory data.
address 12. Generate an ACK or NACK condition at the end
Automatic SCL of a received byte of data.
A block diagram of the module is shown in Figure 17-1. 13. Generate a Stop condition on SDA1 and SCL1.
17.1 Pin Remapping Options

The I2C module is tied to a fixed pin. To allow flexibility
with peripheral multiplexing, the I2C1 module, in 28-pin
devices, can be reassigned to the alternate pins. These
alternate pins are designated as SCL1 and SDA1
during device configuration.
Pin assignment is controlled by the I2C1SEL
Configuration bit. Programming this bit (= 0) multiplexes
the module to the SCL1 and SDA1 pins.

FIGURE 17-1: I2C BLOCK DIAGRAM
Internal
Data Bus
I2C1RCV
Read
Shift
SCL1 Clock
I2C1RSR
LSB
SDA1 Address Match

Match Detect Write
I2C1MSK
Write Read
I2C1ADD
Read
Start and Stop

Bit Detect
Write
Start and Stop

Bit Generation I2C1STAT
Control Logic
Read
Collision Write
Detect
I2C1CON
Acknowledge
Generation Read
Clock
Stretching
Write
I2C1TRN
LSB
Read
Shift Clock
Reload
Control
Write
BRG Down Counter I2C1BRG
Read
TCY/2

17.3 Setting Baud Rate When 17.4 Slave Address Masking
Operating as a Bus Master The I2C1MSK register (Register 17-3) designates
To compute the Baud Rate Generator (BRG) reload address bit positions as dont care for both 7-Bit and
value, use Equation 17-1. 10-Bit Addressing modes. Setting a particular bit
location (= 1) in the I2C1MSK register causes the slave
EQUATION 17-1: COMPUTING BAUD RATE module to respond, whether the corresponding
address bit value is 0 or 1. For example, when
RELOAD VALUE(1)
I2C1MSK is set to 00100000, the slave module will
detect both addresses: 0000000 and 00100000.
FCY
FSCL = ---------------------------------------------------------------------
-
FCY To enable address masking, the Intelligent Peripheral
I2C1BRG + 1 + ----------------------------- -
10 000 000 Management Interface (IPMI) must be disabled by
or clearing the IPMIEN bit (I2C1CON<11>).
Note: As a result of changes in the I2C protocol,
I2C1BRG = ------------ ------------------------------ 1
FCY FCY
FSCL 10 000 000 the addresses in Table 17-2 are reserved
and will not be Acknowledged in Slave
mode. This includes any address mask
Note 1: Based on FCY = FOSC/2; Doze mode and PLL
settings that include any of these
are disabled.
addresses.
TABLE 17-1: I2C CLOCK RATES(1)

Required I2C1BRG Value
Actual
System FCY
(Decimal) (Hexadecimal) FSCL
FSCL
100 kHz 16 MHz 157 9D 100 kHz
100 kHz 8 MHz 78 4E 100 kHz
100 kHz 4 MHz 39 27 99 kHz
400 kHz 16 MHz 37 25 404 kHz
400 kHz 8 MHz 18 12 404 kHz
400 kHz 4 MHz 9 9 385 kHz
400 kHz 2 MHz 4 4 385 kHz
1 MHz 16 MHz 13 D 1.026 MHz
1 MHz 8 MHz 6 6 1.026 MHz
1 MHz 4 MHz 3 3 0.909 MHz
Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.
TABLE 17-2: I2C RESERVED ADDRESSES(1)

Slave R/W
Description
Address Bit
0000 000 0 General Call Address(2)

0000 000 1 Start Byte
0000 001 x Cbus Address
0000 010 x Reserved
0000 011 x Reserved
0000 1xx x HS Mode Master Code
1111 1xx x Reserved
1111 0xx x 10-bit Slave Upper Byte(3)
Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.
2: Address will be Acknowledged only if GCEN = 1.
3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER
R/W-0 U-0 R/W-0 R/W-1 HC R/W-0 R/W-0 R/W-0 R/W-0

I2CEN I2CSIDL SCLREL IPMIEN A10M DISSLW SMEN
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R/W-0, HC R/W-0, HC R/W-0, HC R/W-0, HC R/W-0, HC

GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN
bit 7 bit 0
Legend: HC = Hardware Clearable bit

bit 15 I2CEN: I2C1 Enable bit

1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins
0 = Disables the I2Cx module; all I2C pins are controlled by port functions
bit 13 I2CSIDL: Stop in Idle Mode bit
1 = Discontinues module operation when device enters an Idle mode
0 = Continues module operation in Idle mode
bit 12 SCLREL: SCL1 Release Control bit (when operating as I2C slave)
1 = Releases SCLx clock
0 = Holds SCLx clock low (clock stretch)
If STREN = 1:
Bit is R/W (i.e., software may write 0 to initiate stretch and write 1 to release clock). Hardware is clear
at beginning of slave transmission. Hardware is clear at end of slave reception.
If STREN = 0:
Bit is R/S (i.e., software may only write 1 to release clock). Hardware is clear at beginning of slave
transmission.
bit 11 IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit
1 = IPMI Support mode is enabled; all addresses Acknowledged
0 = IPMI Support mode is disabled
bit 10 A10M: 10-Bit Slave Addressing bit
1 = I2CxADD is a 10-bit slave address
0 = I2CxADD is a 7-bit slave address
bit 9 DISSLW: Disable Slew Rate Control bit
1 = Slew rate control is disabled
0 = Slew rate control is enabled
bit 8 SMEN: SMBus Input Levels bit
1 = Enables I/O pin thresholds compliant with the SMBus specification
0 = Disables the SMBus input thresholds
bit 7 GCEN: General Call Enable bit (when operating as I2C slave)
1 = Enables interrupt when a general call address is received in the I2C1RSR (module is enabled for
reception)
0 = General call address is disabled
bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as I2C slave)
Used in conjunction with the SCLREL bit.
1 = Enables software or receive clock stretching
0 = Disables software or receive clock stretching

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)
bit 5 ACKDT: Acknowledge Data bit (when operating as I2C master; applicable during master receive)
Value that will be transmitted when the software initiates an Acknowledge sequence.
1 = Sends NACK during Acknowledge
0 = Sends ACK during Acknowledge
bit 4 ACKEN: Acknowledge Sequence Enable bit
(when operating as I2C master; applicable during master receive)
1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware
is clear at end of master Acknowledge sequence
0 = Acknowledge sequence is not in progress
bit 3 RCEN: Receive Enable bit (when operating as I2C master)
1 = Enables Receive mode for I2C; hardware is clear at end of eighth bit of master receive data byte
0 = Receive sequence is not in progress
bit 2 PEN: Stop Condition Enable bit (when operating as I2C master)
1 = Initiates Stop condition on SDAx and SCLx pins; hardware is clear at end of master Stop sequence
0 = Stop condition is not in progress
bit 1 RSEN: Repeated Start Condition Enable bit (when operating as I2C master)
1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware clear at end of master
Repeated Start sequence
0 = Repeated Start condition is not in progress
bit 0 SEN: Start Condition Enable bit (when operating as I2C master)
1 = Initiates Start condition on SDAx and SCLx pins; hardware is clear at end of master Start sequence
0 = Start condition is not in progress

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER
R-0, HSC R-0, HSC U-0 U-0 U-0 R/C-0, HS R-0, HSC R-0, HSC
ACKSTAT TRSTAT BCL GCSTAT ADD10
bit 15 bit 8
R/C-0, HS R/C-0, HS R-0, HSC R/C-0, HSC R/C-0, HSC R-0, HSC R-0, HSC R-0, HSC
IWCOL I2COV D/A P S R/W RBF TBF
bit 7 bit 0
Legend: C = Clearable bit HS = Hardware Settable bit HSC = Hardware Settable/Clearable bit
bit 15 ACKSTAT: Acknowledge Status bit

1 = NACK was detected last
0 = ACK was detected last
Hardware is set or clear at end of Acknowledge.
bit 14 TRSTAT: Transmit Status bit
(When operating as I2C master; applicable to master transmit operation.)
1 = Master transmit is in progress (8 bits + ACK)
0 = Master transmit is not in progress
Hardware is set at beginning of master transmission; hardware is clear at end of slave Acknowledge.
bit 10 BCL: Master Bus Collision Detect bit
1 = A bus collision has been detected during a master operation
0 = No collision
Hardware is set at detection of bus collision.
bit 9 GCSTAT: General Call Status bit
1 = General call address was received
0 = General call address was not received
Hardware is set when address matches general call address; hardware is clear at Stop detection.
bit 8 ADD10: 10-Bit Address Status bit
1 = 10-bit address was matched
0 = 10-bit address was not matched
Hardware is set at match of 2nd byte of matched 10-bit address; hardware is clear at Stop detection.
bit 7 IWCOL: Write Collision Detect bit
1 = An attempt to write to the I2C1TRN register failed because the I2C module is busy
0 = No collision
Hardware is set at occurrence of write to I2C1TRN while busy (cleared by software).
bit 6 I2COV: Receive Overflow Flag bit
1 = A byte was received while the I2C1RCV register is still holding the previous byte
0 = No overflow
Hardware is set at attempt to transfer I2C1RSR to I2C1RCV (cleared by software).
bit 5 D/A: Data/Address bit (when operating as I2C slave)
1 = Indicates that the last byte received was data
0 = Indicates that the last byte received was the device address
Hardware is clear at device address match; hardware is set by write to I2C1TRN or by reception of slave byte.
bit 4 P: Stop bit
1 = Indicates that a Stop bit has been detected last
0 = Stop bit was not detected last
Hardware is set or cleared when Start, Repeated Start or Stop detected.

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)
bit 3 S: Start bit
1 = Indicates that a Start (or Repeated Start) bit has been detected last
0 = Start bit was not detected last
Hardware is set or clear when Start, Repeated Start or Stop detected.
bit 2 R/W: Read/Write Information bit (when operating as I2C slave)
1 = Read indicates data transfer is output from slave
0 = Write indicates data transfer is input to slave
Hardware is set or clear after reception of I2C device address byte.
bit 1 RBF: Receive Buffer Full Status bit
1 = Receive is complete, I2C1RCV is full
0 = Receive is not complete, I2C1RCV is empty
Hardware is set when I2C1RCV is written with received byte; hardware is clear when software reads I2C1RCV.
bit 0 TBF: Transmit Buffer Full Status bit
1 = Transmit is in progress, I2CxTRN is full
0 = Transmit is complete, I2CxTRN is empty
Hardware is set when software writes to I2C1TRN; hardware is clear at completion of data transmission.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0

AMSK9 AMSK8
bit 15 bit 8

AMSK7 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK1 AMSK0
bit 7 bit 0
Legend:

bit 9-0 AMSK<9:0>: Mask for Address Bit x Select bits
1 = Enable masking for bit x of incoming message address; bit match not is required in this position
0 = Disable masking for bit x; bit match is required in this position
REGISTER 17-4: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0

SMBUSDEL2 SMBUSDEL1
bit 7 bit 0
Legend:

bit 5 SMBUSDEL2: SMBus SDAx Input Delay Select bit
1 = The I2C2 module is configured for a longer SMBus input delay (nominal 300 ns delay)
0 = The I2C2 module is configured for a legacy input delay (nominal 150 ns delay)
bit 4 SMBUSDEL1: SMBus SDAx Input Delay Select bit
1 = The I2C1 module is configured for a longer SMBus input delay (nominal 300 ns delay)
0 = The I2C1 module is configured for a legacy input delay (nominal 150 ns delay)

18.0 UNIVERSAL ASYNCHRONOUS Fully Integrated Baud Rate Generator (IBRG) with
16-bit Prescaler
RECEIVER TRANSMITTER
Baud Rates Ranging from 1 Mbps to 15 bps at
(UART) 16 MIPS
Note: This data sheet summarizes the features 4-Deep, First-In-First-Out (FIFO) Transmit Data
of this group of PIC24F devices. It is not Buffer
intended to be a comprehensive 4-Deep FIFO Receive Data Buffer
reference source. For more information Parity, Framing and Buffer Overrun Error
on the Universal Asynchronous Receiver Detection
Transmitter, refer to the PIC24F Family Support for 9-bit mode with Address Detect
Reference Manual, Section 21. UART (9th bit = 1)
(DS39708).
Transmit and Receive Interrupts
The Universal Asynchronous Receiver Transmitter Loopback mode for Diagnostic Support
(UART) module is one of the serial I/O modules Support for Sync and Break Characters
available in this PIC24F device family. The UART is a Supports Automatic Baud Rate Detection
full-duplex asynchronous system that can communicate
IrDA Encoder and Decoder Logic
with peripheral devices, such as personal computers,
LIN/J2602, RS-232 and RS-485 interfaces. This module 16x Baud Clock Output for IrDA Support
also supports a hardware flow control option with the A simplified block diagram of the UART is shown in
UxCTS and UxRTS pins, and also includes an IrDA Figure 18-1. The UART module consists of these
encoder and decoder. important hardware elements:
The primary features of the UART module are: Baud Rate Generator
Full-Duplex, 8-Bit or 9-Bit Data Transmission Asynchronous Transmitter
through the UxTX and UxRX Pins Asynchronous Receiver
Even, Odd or No Parity Options (for 8-bit data)
One or Two Stop bits
Hardware Flow Control Option with UxCTS and
UxRTS pins
FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM
Baud Rate Generator
IrDA UxBCLK
Hardware Flow Control UxRTS

UxCTS
UARTx Receiver UxRX
UARTx Transmitter UxTX

18.1 UART Baud Rate Generator (BRG) The maximum baud rate (BRGH = 0) possible is
FCY/16 (for UxBRG = 0) and the minimum baud rate
The UART module includes a dedicated 16-bit Baud possible is FCY/(16 * 65536).
Rate Generator (BRG). The UxBRG register controls
the period of a free-running, 16-bit timer. Equation 18-1 Equation 18-2 shows the formula for computation of
provides the formula for computation of the baud rate the baud rate with BRGH = 1.
with BRGH = 0.
EQUATION 18-2: UART BAUD RATE WITH
EQUATION 18-1: UART BAUD RATE WITH BRGH = 1(1)
BRGH = 0(1) FCY
Baud Rate =
FCY 4 (UxBRG + 1)
Baud Rate =
16 (UxBRG + 1)
FCY
UxBRG = 1
4 Baud Rate
UxBRG = FCY 1
16 Baud Rate Note 1: Based on FCY = FOSC/2; Doze mode
and PLL are disabled.
Note 1: Based on FCY = FOSC/2; Doze mode
and PLL are disabled.
The maximum baud rate (BRGH = 1) possible is FCY/4
(for UxBRG = 0) and the minimum baud rate possible
Example 18-1 provides the calculation of the baud rate is FCY/(4 * 65536).
error for the following conditions:
Writing a new value to the UxBRG register causes the
FCY = 4 MHz BRG timer to be reset (cleared). This ensures the BRG
Desired Baud Rate = 9600 does not wait for a timer overflow before generating the
new baud rate.
EXAMPLE 18-1: BAUD RATE ERROR CALCULATION (BRGH = 0)(1)

Desired Baud Rate = FCY/(16 (UxBRG + 1))
Solving for UxBRG value:
UxBRG = ((FCY/Desired Baud Rate)/16) 1
UxBRG = ((4000000/9600)/16) 1
UxBRG = 25
Calculated Baud Rate = 4000000/(16 (25 + 1))
= 9615
Error = (Calculated Baud Rate Desired Baud Rate)
Desired Baud Rate
= (9615 9600)/9600
= 0.16%

18.2 Transmitting in 8-Bit Data Mode 18.5 Receiving in 8-Bit or 9-Bit Data
1. Set up the UART:
Mode
a) Write appropriate values for data, parity and 1. Set up the UART (as described in Section 18.2
Stop bits. Transmitting in 8-Bit Data Mode).
b) Write appropriate baud rate value to the 2. Enable the UART.
UxBRG register. 3. A receive interrupt will be generated when one
c) Set up transmit and receive interrupt enable or more data characters have been received as
and priority bits. per interrupt control bit, URXISELx.
2. Enable the UART. 4. Read the OERR bit to determine if an overrun
3. Set the UTXEN bit (causes a transmit interrupt error has occurred. The OERR bit must be reset
two cycles after being set). in software.
4. Write data byte to lower byte of UxTXREG word. 5. Read UxRXREG.
The value will be immediately transferred to the The act of reading the UxRXREG character will move
Transmit Shift Register (TSR), and the serial bit the next character to the top of the receive FIFO,
stream will start shifting out with the next rising including a new set of PERR and FERR values.
edge of the baud clock.
5. Alternately, the data byte may be transferred 18.6 Operation of UxCTS and UxRTS
while UTXEN = 0, and then, the user may set Control Pins
UTXEN. This will cause the serial bit stream to
begin immediately, because the baud clock will UARTx Clear to Send (UxCTS) and Request to Send
start from a cleared state. (UxRTS) are the two hardware-controlled pins that are
6. A transmit interrupt will be generated as per associated with the UART module. These two pins
interrupt control bit, UTXISELx. allow the UART to operate in Simplex and Flow Control
modes. They are implemented to control the
18.3 Transmitting in 9-Bit Data Mode transmission and reception between the Data Terminal
Equipment (DTE). The UEN<1:0> bits in the UxMODE
1. Set up the UART (as described in Section 18.2 register configure these pins.
Transmitting in 8-Bit Data Mode).
2. Enable the UART. 18.7 Infrared Support
3. Set the UTXEN bit (causes a transmit interrupt,
The UART module provides two types of infrared UART
two cycles after being set).
support: one is the IrDA clock output to support an
4. Write UxTXREG as a 16-bit value only. external IrDA encoder and decoder device (legacy
5. A word write to UxTXREG triggers the transfer module support), and the other is the full
of the 9-bit data to the TSR. The serial bit stream implementation of the IrDA encoder and decoder.
will start shifting out with the first rising edge of
As the IrDA modes require a 16x baud clock, they will
the baud clock.
only work when the BRGH bit (UxMODE<3>) is 0.
6. A transmit interrupt will be generated as per the
setting of control bit, UTXISELx. 18.7.1 EXTERNAL IrDA SUPPORT IrDA
CLOCK OUTPUT
18.4 Break and Sync Transmit To support external IrDA encoder and decoder devices,
Sequence the UxBCLK pin (same as the UxRTS pin) can be
The following sequence will send a message frame configured to generate the 16x baud clock. When
header made up of a Break, followed by an auto-baud UEN<1:0> = 11, the UxBCLK pin will output the 16x
Sync byte. baud clock if the UART module is enabled; it can be
used to support the IrDA codec chip.
1. Configure the UART for the desired mode.
2. Set UTXEN and UTXBRK sets up the Break 18.7.2 BUILT-IN IrDA ENCODER AND
character. DECODER
3. Load the UxTXREG with a dummy character to The UART has full implementation of the IrDA encoder
initiate transmission (value is ignored). and decoder as part of the UART module. The built-in
4. Write 55h to UxTXREG loads the Sync IrDA encoder and decoder functionality is enabled
character into the transmit FIFO. using the IREN bit (UxMODE<12>). When enabled
5. After the Break has been sent, the UTXBRK bit (IREN = 1), the receive pin (UxRX) acts as the input
is reset by hardware. The Sync character now from the infrared receiver. The transmit pin (UxTX) acts
transmits. as the output to the infrared transmitter.

REGISTER 18-1: UxMODE: UARTx MODE REGISTER
R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0(2) R/W-0(2)

UARTEN USIDL IREN(1) RTSMD UEN1 UEN0
bit 15 bit 8
R/C-0, HC R/W-0 R/W-0, HC R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

WAKE LPBACK ABAUD RXINV BRGH PDSEL1 PDSEL0 STSEL
bit 7 bit 0
Legend: C = Clearable bit HC = Hardware Clearable bit

bit 15 UARTEN: UARTx Enable bit

1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0>
0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption is
minimal
bit 13 USIDL: Stop in Idle Mode bit
bit 12 IREN: IrDA Encoder and Decoder Enable bit(1)
1 = IrDA encoder and decoder are enabled
0 = IrDA encoder and decoder are disabled
bit 11 RTSMD: Mode Selection for UxRTS Pin bit
1 = UxRTS pin is in Simplex mode
0 = UxRTS pin is in Flow Control mode
bit 9-8 UEN<1:0>: UARTx Enable bits(2)
11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by port latches
10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used
01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by port latches
00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by
port latches
bit 7 WAKE: Wake-up on Start Bit Detect During Sleep Mode Enable bit
1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge, bit cleared in
hardware on following rising edge
0 = No wake-up enabled
bit 6 LPBACK: UARTx Loopback Mode Select bit
1 = Enable Loopback mode
0 = Loopback mode is disabled
bit 5 ABAUD: Auto-Baud Enable bit
1 = Enable baud rate measurement on the next character requires reception of a Sync field (55h);
cleared in hardware upon completion
0 = Baud rate measurement is disabled or completed
bit 4 RXINV: Receive Polarity Inversion bit
1 = UxRX Idle state is 0
0 = UxRX Idle state is 1
Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
2: Bit availability depends on pin availability.

REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)
bit 3 BRGH: High Baud Rate Enable bit
1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
11 = 9-bit data, no parity
10 = 8-bit data, odd parity
01 = 8-bit data, even parity
00 = 8-bit data, no parity
bit 0 STSEL: Stop Bit Selection bit
1 = Two Stop bits
0 = One Stop bit
Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
2: Bit availability depends on pin availability.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER
R/W-0 R/W-0 R/W-0 U-0 R/W-0, HC R/W-0 R-0, HSC R-1, HSC
UTXISEL1 UTXINV UTXISEL0 UTXBRK UTXEN UTXBF TRMT
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R-1, HSC R-0, HSC R-0, HSC R/C-0, HS R-0, HSC
URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA
bit 7 bit 0
Legend: HC = Hardware Clearable bit

HS = Hardware Settable bit C = Clearable bit HSC = Hardware Settable/Clearable bit
bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result,
the transmit buffer becomes empty
01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations
are completed
00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at
least one character open in the transmit buffer)
bit 14 UTXINV: IrDA Encoder Transmit Polarity Inversion bit
If IREN = 0:
1 = UxTX Idle 0
0 = UxTX Idle 1
If IREN = 1:
1 = UxTX Idle 1
0 = UxTX Idle 0
bit 11 UTXBRK: Transmit Break bit
1 = Send Sync Break on next transmission Start bit, followed by twelve 0 bits; followed by Stop bit;
cleared by hardware upon completion
0 = Sync Break transmission is disabled or completed
bit 10 UTXEN: Transmit Enable bit
1 = Transmit is enabled; UxTX pin is controlled by UARTx
0 = Transmit is disabled; any pending transmission is aborted and buffer is reset. UxTX pin is controlled
by the PORT register.
bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
1 = Transmit buffer is full
0 = Transmit buffer is not full, at least one more character can be written
bit 8 TRMT: Transmit Shift Register Empty bit (read-only)
1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits
11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters)
10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer;
receive buffer has one or more characters.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)
bit 5 ADDEN: Address Character Detect bit (bit 8 of received data = 1)
1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect
0 = Address Detect mode is disabled
bit 4 RIDLE: Receiver Idle bit (read-only)
1 = Receiver is Idle
0 = Receiver is active
bit 3 PERR: Parity Error Status bit (read-only)
1 = Parity error has been detected for the current character (character at the top of the receive FIFO)
0 = Parity error has not been detected
bit 2 FERR: Framing Error Status bit (read-only)
1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
0 = Framing error has not been detected
bit 1 OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
1 = Receive buffer has overflowed
0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 0 transition) will reset
the receiver buffer and the RSR to the empty state)
bit 0 URXDA: Receive Buffer Data Available bit (read-only)
1 = Receive buffer has data; at least one more character can be read
0 = Receive buffer is empty

REGISTER 18-3: UxTXREG: UARTx TRANSMIT REGISTER
U-x U-x U-x U-x U-x U-x U-x W-x
UTX8
bit 15 bit 8
W-x W-x W-x W-x W-x W-x W-x W-x

UTX7 UTX6 UTX5 UTX4 UTX3 UTX2 UTX1 UTX0
bit 7 bit 0
Legend:

bit 8 UTX8: Data of the Transmitted Character bit (in 9-bit mode)
bit 7-0 UTX<7:0>: Data of the Transmitted Character bits
REGISTER 18-4: UxRXREG: UARTx RECEIVE REGISTER

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R-0, HSC
URX8
bit 15 bit 8
R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC R-0, HSC
URX7 URX6 URX5 URX4 URX3 URX2 URX1 URX0
bit 7 bit 0


bit 8 URX8: Data of the Received Character bit (in 9-bit mode)
bit 7-0 URX<7:0>: Data of the Received Character bits

19.0 REAL-TIME CLOCK AND BCD format for smaller software overhead
CALENDAR (RTCC) Optimized for long term battery operation
User calibration of the 32.768 kHz clock
Note: This data sheet summarizes the features of crystal/32K INTRC frequency with periodic
this group of PIC24F devices. It is not auto-adjust
intended to be a comprehensive reference Optimized for long term battery operation
source. For more information on the
Fractional second synchronization
Real-Time Clock and Calendar, refer to the
PIC24F Family Reference Manual, Calibration to within 2.64 seconds error per
Section 29. Real-Time Clock and month
Calendar (RTCC) (DS39696). Calibrates up to 260 ppm of crystal error
Ability to periodically wake up external devices
The RTCC provides the user with a Real-Time Clock without CPU intervention (external power control)
and Calendar (RTCC) function that can be calibrated.
Power control output for external circuit control
Key features of the RTCC module are: Calibration takes effect every 15 seconds
Operates in Deep Sleep mode Runs from any one of the following:
Selectable clock source - External real-time clock of 32.768 kHz
Provides hours, minutes and seconds using - Internal 31.25 kHz LPRC clock
24-hour format - 50 Hz or 60 Hz External input
Visibility of one half second period
Provides calendar weekday, date, month and 19.1 RTCC Source Clock
year The user can select between the SOSC crystal
Alarm-configurable for half a second, one second, oscillator, LPRC internal oscillator or an external
10 seconds, one minute, 10 minutes, one hour, 50 Hz/60 Hz power line input as the clock reference for
one day, one week, one month or one year the RTCC module. This gives the user an option to
Alarm repeat with decrementing counter trade off system cost, accuracy and power
Alarm with indefinite repeat chime consumption, based on the overall system needs.
Year 2000 to 2099 leap year correction
FIGURE 19-1: RTCC BLOCK DIAGRAM
RTCC Clock Domain CPU Clock Domain

Input from
SOSC/LPRC
Oscillator or RCFGCAL
external source
RTCC Prescalers ALCFGRPT
0.5 Sec YEAR
MTHDY
RTCC Timer RTCVAL
WKDYHR
Alarm MINSEC
Event
Comparator
ALMTHDY
Alarm Registers with Masks ALRMVAL ALWDHR
ALMINSEC
Repeat Counter
RTSECSEL<1:0>
RTCC 1s
Interrupt
RTCC Interrupt Logic 01
Alarm Pulse
00
10 RTCC
Clock Source Pin
RTCOE

19.2 RTCC Module Registers TABLE 19-2: ALRMVAL REGISTER
MAPPING
The RTCC module registers are organized into three
categories: ALRMPTR Alarm Value Register Window
RTCC Control Registers <1:0> ALRMVAL<15:8> ALRMVAL<7:0>
RTCC Value Registers
00 ALRMMIN ALRMSEC
Alarm Value Registers
01 ALRMWD ALRMHR
19.2.1 REGISTER MAPPING 10 ALRMMNTH ALRMDAY
To limit the register interface, the RTCC Timer and 11 PWCSTAB PWCSAMP
Alarm Time registers are accessed through Considering that the 16-bit core does not distinguish
corresponding register pointers. The RTCC Value between 8-bit and 16-bit read operations, the user must
register window (RTCVALH and RTCVALL) uses the be aware that when reading either the ALRMVALH or
RTCPTR bits (RCFGCAL<9:8>) to select the desired ALRMVALL bytes, the ALRMPTR<1:0> value will be
Timer register pair (see Table 19-1). decremented. The same applies to the RTCVALH or
By writing the RTCVALH byte, the RTCC Pointer value, RTCVALL bytes with the RTCPTR<1:0> being
the RTCPTR<1:0> bits decrement by one until they decremented.
reach 00. Once they reach 00, the MINUTES and
Note: This only applies to read operations and
SECONDS value will be accessible through RTCVALH
not write operations.
and RTCVALL until the pointer value is manually
changed.
19.2.2 WRITE LOCK
TABLE 19-1: RTCVAL REGISTER MAPPING In order to perform a write to any of the RTCC Timer
RTCC Value Register Window registers, the RTCWREN bit (RTCPWC<13>) must be
RTCPTR<1:0> set (see Example 19-1).
RTCVAL<15:8> RTCVAL<7:0>
Note: To avoid accidental writes to the timer, it is
00 MINUTES SECONDS recommended that the RTCWREN bit
01 WEEKDAY HOURS (RCFGCAL<13>) is kept clear at any
other time. For the RTCWREN bit to be
10 MONTH DAY
set, there is only one instruction cycle time
11 YEAR window allowed between the 55h/AA
The Alarm Value register window (ALRMVALH and sequence and the setting of RTCWREN.
ALRMVALL) uses the ALRMPTR bits Therefore, it is recommended that code
(ALCFGRPT<9:8>) to select the desired Alarm follow the procedure in Example 19-1.
register pair (see Table 19-2).
By writing the ALRMVALH byte, the Alarm Pointer 19.2.3 SELECTING RTCC CLOCK SOURCE
value (ALRMPTR<1:0> bits) decrements by one until There are four reference source clock options that can
they reach 00. Once they reach 00, the ALRMMIN be selected for the RTCC using the RTCCSEL<1:0>
and ALRMSEC value will be accessible through bits; 00 = secondary oscillator, 01 = LPRC, 10 = 50 Hz
ALRMVALH and ALRMVALL until the pointer value is external clock, and 11 = 60 Hz external clock.
manually changed.
EXAMPLE 19-1: SETTING THE RTCWREN BIT

asm volatile(push w7);
asm volatile(push w8);
asm volatile(disi #5);
asm volatile(mov #0x55, w7);
asm volatile(mov w7, _NVMKEY);
asm volatile(mov #0xAA, w8);
asm volatile(mov w8, _NVMKEY);
asm volatile(bset _RCFGCAL, #13); //set the RTCWREN bit
asm volatile(pop w8);
asm volatile(pop w7);

19.2.4 RTCC CONTROL REGISTERS
REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER(1)
R/W-0 U-0 R/W-0 R-0, HSC R-0, HSC R/W-0 R/W-0 R/W-0
(2)
RTCEN RTCWREN RTCSYNC HALFSEC(3) RTCOE RTCPTR1 RTCPTR0
bit 15 bit 8

CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0
bit 7 bit 0

bit 15 RTCEN: RTCC Enable bit(2)

1 = RTCC module is enabled
0 = RTCC module is disabled
bit 13 RTCWREN: RTCC Value Registers Write Enable bit
1 = RTCVALH and RTCVALL registers can be written to by the user
0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit
1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple
resulting in an invalid data read. If the register is read twice and results in the same data, the data
can be assumed to be valid.
0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11 HALFSEC: Half Second Status bit(3)
1 = Second half period of a second
0 = First half period of a second
bit 10 RTCOE: RTCC Output Enable bit
1 = RTCC output is enabled
0 = RTCC output is disabled
bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits
Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers.
The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches 00.
RTCVAL<15:8>:
00 = MINUTES
01 = WEEKDAY
10 = MONTH
11 = Reserved
RTCVAL<7:0>:
00 = SECONDS
01 = HOURS
10 = DAY
11 = YEAR
Note 1: The RCFGCAL register is only affected by a POR.

2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
3: This bit is read-only; it is cleared to 0 on a write to the lower half of the MINSEC register.

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER(1) (CONTINUED)
bit 7-0 CAL<7:0>: RTC Drift Calibration bits
01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
.
.
.
01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute
00000000 = No adjustment
11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
.
.
.
10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute
Note 1: The RCFGCAL register is only affected by a POR.

2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
3: This bit is read-only; it is cleared to 0 on a write to the lower half of the MINSEC register.

REGISTER 19-2: RTCPWC: RTCC CONFIGURATION REGISTER 2(1)
(2) RTCCLK0(2)
PWCEN PWCPOL PWCCPRE PWCSPRE RTCCLK1 RTCOUT1 RTCOUT0
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:
bit 15 PWCEN: Power Control Enable bit

1 = Power control is enabled
0 = Power control is disabled
bit 14 PWCPOL: Power Control Polarity bit
1 = Power control output is active-high
0 = Power control output is active-low
bit 13 PWCCPRE: Power Control Control/Stability Prescaler bits
1 = PWC stability window clock is divide-by-2 of source RTCC clock
0 = PWC stability window clock is divide-by-1 of source RTCC clock
bit 12 PWCSPRE: Power Control Sample Prescaler bits
1 = PWC sample window clock is divide-by-2 of source RTCC clock
0 = PWC sample window clock is divide-by-1 of source RTCC clock
bit 11-10 RTCCLK<1:0>: RTCC Clock Select bits(2)
Determines the source of the internal RTCC clock, which is used for all RTCC timer operations.
00 = External Secondary Oscillator (SOSC)
01 = Internal LPRC oscillator
10 = External power line source 50 Hz
11 = External power line source 60 Hz
bit 9-8 RTCOUT<1:0>: RTCC Output Select bits
Determines the source of the RTCC pin output.
00 = RTCC alarm pulse
01 = RTCC seconds clock
10 = RTCC clock
11 = Power control
Note 1: The RTCPWC register is only affected by a POR.

2: When a new value is written to these register bits, the Seconds Value register should also be written to
properly reset the clock prescalers in the RTCC.

REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER
ALRMEN CHIME AMASK3 AMASK2 AMASK1 AMASK0 ALRMPTR1 ALRMPTR0
bit 15 bit 8

ARPT7 ARPT6 ARPT5 ARPT4 ARPT3 ARPT2 ARPT1 ARPT0
bit 7 bit 0
Legend:
bit 15 ALRMEN: Alarm Enable bit

1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> = 00h and
CHIME = 0)
0 = Alarm is disabled
bit 14 CHIME: Chime Enable bit
1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 00h to FFh
0 = Chime is disabled; ARPT<7:0> bits stop once they reach 00h
bit 13-10 AMASK<3:0>: Alarm Mask Configuration bits
0000 = Every half second
0001 = Every second
0010 = Every 10 seconds
0011 = Every minute
0100 = Every 10 minutes
0101 = Every hour
0110 = Once a day
0111 = Once a week
1000 = Once a month
1001 = Once a year (except when configured for February 29th, once every 4 years)
101x = Reserved do not use
11xx = Reserved do not use
bit 9-8 ALRMPTR<1:0>: Alarm Value Register Window Pointer bits
Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers.
The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches 00.
ALRMVAL<15:8>:
00 = ALRMMIN
01 = ALRMWD
10 = ALRMMNTH
11 = Unimplemented
ALRMVAL<7:0>:
00 = ALRMSEC
01 = ALRMHR
10 = ALRMDAY
11 = Unimplemented
bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits
11111111 = Alarm will repeat 255 more times
.
.
.
00000000 = Alarm will not repeat
The counter decrements on any alarm event; it is prevented from rolling over from 00h to FFh unless
CHIME = 1.

19.2.5 RTCVAL REGISTER MAPPINGS
REGISTER 19-4: YEAR: YEAR VALUE REGISTER(1)

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x

YRTEN3 YRTEN2 YRTEN2 YRTEN1 YRONE3 YRONE2 YRONE1 YRONE0
bit 7 bit 0
Legend:

bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Years Tens Digit bits
Contains a value from 0 to 9.
bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Years Ones Digit bits
Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.
REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER(1)

U-0 U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x
MTHTEN0 MTHONE3 MTHONE2 MTHONE1 MTHONE0
bit 15 bit 8
U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x

DAYTEN1 DAYTEN0 DAYONE3 DAYONE2 DAYONE1 DAYONE0
bit 7 bit 0
Legend:

bit 12 MTHTEN0: Binary Coded Decimal Value of Months Tens Digit bit
Contains a value of 0 or 1.
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Months Ones Digit bits
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Days Tens Digit bits
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Days Ones Digit bits
Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER(1)
U-0 U-0 U-0 U-0 U-0 R/W-x R/W-x R/W-x

WDAY2 WDAY1 WDAY0
bit 15 bit 8

HRTEN1 HRTEN0 HRONE3 HRONE2 HRONE1 HRONE0
bit 7 bit 0
Legend:

bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hours Tens Digit bits
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hours Ones Digit bits
REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER
U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x

MINTEN2 MINTEN1 MINTEN0 MINONE3 MINONE2 MINONE1 MINONE0
bit 15 bit 8

SECTEN2 SECTEN1 SECTEN0 SECONE3 SECONE2 SECONE1 SECONE0
bit 7 bit 0
Legend:

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minutes Tens Digit bits
bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minutes Ones Digit bits
bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Seconds Tens Digit bits
bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Seconds Ones Digit bits

19.2.6 ALRMVAL REGISTER MAPPINGS
REGISTER 19-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER(1)

U-0 U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x
MTHTEN0 MTHONE3 MTHONE2 MTHONE1 MTHONE0
bit 15 bit 8

DAYTEN1 DAYTEN0 DAYONE3 DAYONE2 DAYONE1 DAYONE0
bit 7 bit 0
Legend:

bit 12 MTHTEN0: Binary Coded Decimal Value of Months Tens Digit bit
Contains a value of 0 or 1.
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Months Ones Digit bits
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Days Tens Digit bits
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Days Ones Digit bits
REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER(1)
U-0 U-0 U-0 U-0 U-0 R/W-x R/W-x R/W-x

WDAY2 WDAY1 WDAY0
bit 15 bit 8

HRTEN1 HRTEN0 HRONE3 HRONE2 HRONE1 HRONE0
bit 7 bit 0
Legend:

bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hours Tens Digit bits
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hours Ones Digit bits

REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

MINTEN2 MINTEN1 MINTEN0 MINONE3 MINONE2 MINONE1 MINONE0
bit 15 bit 8

SECTEN2 SECTEN1 SECTEN0 SECONE3 SECONE2 SECONE1 SECONE0
bit 7 bit 0
Legend:

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minutes Tens Digit bits
bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minutes Ones Digit bits
bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Seconds Tens Digit bits
bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Seconds Ones Digit bits

REGISTER 19-11: RTCCSWT: CONTROL/SAMPLE WINDOW TIMER REGISTER(1)
PWCSTAB7 PWCSTAB6 PWCSTAB5 PWCSTAB4 PWCSTAB3 PWCSTAB2 PWCSTAB1 PWCSTAB0
bit 15 bit 8

PWCSAMP7 PWCSAMP6 PWCSAMP5 PWCSAMP4 PWCSAMP3 PWCSAMP2 PWCSAMP1 PWCSAMP0
bit 7 bit 0
Legend:
bit 15-8 PWCSTAB<7:0>: PWM Stability Window Timer bits

11111111 = Stability window is 255 TPWCCLK clock periods
.
.
.
00000000 = Stability window is 0 TPWCCLK clock periods
The sample window starts when the alarm event triggers. The stability window timer starts counting
from every alarm event when PWCEN = 1.
bit 7-0 PWCSAMP<7:0>: PWM Sample Window Timer bits
11111111 = Sample window is always enabled, even when PWCEN = 0
11111110 = Sample window is 254 TPWCCLK clock periods
.
.
.
00000000 = Sample window is 0 TPWCCLK clock periods
The sample window timer starts counting at the end of the stability window when PWCEN = 1. If
PWCSTAB<7:0> = 0, the sample window timer starts counting from every alarm event when
PWCEN = 1.
Note 1: Writes to this register are only allowed when RTCWREN = 1.

19.3 Calibration 19.4.1 CONFIGURING THE ALARM
The real-time crystal input can be calibrated using the The alarm feature is enabled using the ALRMEN bit.
periodic auto-adjust feature. When properly calibrated, This bit is cleared when an alarm is issued. Writes to
the RTCC can provide an error of less than 3 seconds ALRMVAL should only take place when ALRMEN = 0.
per month. This is accomplished by finding the number As shown in Figure 19-2, the interval selection of the
of error clock pulses and storing the value into the alarm is configured through the AMASK bits
lower half of the RCFGCAL register. The 8-bit signed (ALCFGRPT<13:10>). These bits determine which and
value loaded into the lower half of RCFGCAL is how many digits of the alarm must match the clock
multiplied by four and will be either added or subtracted value for the alarm to occur.
from the RTCC timer, once every minute. Refer to the
The alarm can also be configured to repeat based on a
steps below for RTCC calibration:
preconfigured interval. The amount of times this
1. Using another timer resource on the device, the occurs, once the alarm is enabled, is stored in the
user must find the error of the 32.768 kHz crystal. ARPT<7:0> bits (ALCFGRPT<7:0>). When the value
2. Once the error is known, it must be converted to of the ARPT bits equals 00h and the CHIME bit
the number of error clock pulses per minute. (ALCFGRPT<14>) is cleared, the repeat function is
3. a) If the oscillator is faster than ideal (negative disabled, and only a single alarm will occur. The alarm
result form Step 2), the RCFGCAL register value can be repeated up to 255 times by loading
must be negative. This causes the specified ARPT<7:0> with FFh.
number of clock pulses to be subtracted from After each alarm is issued, the value of the ARPT bits
the timer counter, once every minute. is decremented by one. Once the value has reached
b) If the oscillator is slower than ideal (positive 00h, the alarm will be issued one last time, after which,
result from Step 2), the RCFGCAL register value the ALRMEN bit will be cleared automatically and the
must be positive. This causes the specified alarm will turn off.
number of clock pulses to be subtracted from Indefinite repetition of the alarm can occur if the
the timer counter, once every minute. CHIME bit = 1. Instead of the alarm being disabled
when the value of the ARPT bits reaches 00h, it rolls
EQUATION 19-1: over to FFh and continues counting indefinitely while
(Ideal Frequency Measured Frequency) * CHIME is set.
60 = Clocks per Minute
Ideal Frequency = 32,768 Hz 19.4.2 ALARM INTERRUPT
At every alarm event, an interrupt is generated. In
Writes to the lower half of the RCFGCAL register
addition, an alarm pulse output is provided that
should only occur when the timer is turned off, or
operates at half the frequency of the alarm. This output
immediately after the rising edge of the seconds pulse,
is completely synchronous to the RTCC clock and can
except when SECONDS = 00, 15, 30 or 45. This is due
be used as a trigger clock to other peripherals.
to the auto-adjust of the RTCC at 15 second intervals.
Note: Changing any of the registers, other than
Note: It is up to the user to include, in the error
the RCFGCAL and ALCFGRPT registers,
value, the initial error of the crystal: drift
and the CHIME bit while the alarm is
due to temperature and drift due to crystal
enabled (ALRMEN = 1), can result in a
aging.
false alarm event leading to a false alarm
interrupt. To avoid a false alarm event, the
19.4 Alarm timer and alarm values should only be
changed while the alarm is disabled
Configurable from half second to one year
(ALRMEN = 0). It is recommended that
Enabled using the ALRMEN bit the ALCFGRPT register and CHIME bit be
(ALCFGRPT<15>) changed when RTCSYNC = 0.
One time alarm and repeat alarm options are
available

FIGURE 19-2: ALARM MASK SETTINGS
Day of
Alarm Mask Setting the
(AMASK<3:0>) Week Month Day Hours Minutes Seconds
0000 - Every half second
0001 - Every second
0010 - Every 10 seconds s
0011 - Every minute s s
0100 - Every 10 minutes m s s
0101 - Every hour m m s s
0110 - Every day h h m m s s
0111 - Every week d h h m m s s
1000 - Every month d d h h m m s s
1001 - Every year(1) m m d d h h m m s s
Note 1: Annually, except when configured for February 29.
19.5 POWER CONTROL The polarity of the PWC control signal may be chosen
using the PWCP register bit. Active-low or active-high
The RTCC includes a power control feature that allows may be used with the appropriate external switch to
the device to periodically wake-up an external device, turn on or off the power to one or more external
wait for the device to be stable before sampling wake-up devices. The active-low setting may also be used in
events from that device and then shut down the external conjunction with an open-drain setting on the RTCC
device. This can be done completely autonomously by pin. This setting is able to drive the GND pin(s) of the
the RTCC, without the need to wake from the current external device directly (with the appropriate external
low-power mode (Sleep, Deep Sleep, etc.). VDD pull-up device), without the need for external
To enable this feature, the RTCC must be enabled switches. Finally, the CHIME bit should be set to enable
(RTCEN = 1), the PWCEN register bit must be set and the PWC periodicity.
the RTCC pin must be driving the PWC control signal
(RTCOE = 1 and RTCSECSEL<1:0> = 11).

NOTES:

20.0 32-BIT PROGRAMMABLE The programmable CRC generator provides a
hardware implemented method of quickly generating
CYCLIC REDUNDANCY CHECK
checksums for various networking and security
(CRC) GENERATOR applications. It offers the following features:
Note: This data sheet summarizes the features of User-programmable CRC polynomial equation,
this group of PIC24F devices. It is not up to 32 bits
intended to be a comprehensive reference Programmable shift direction (little or big-endian)
source. For more information, refer to the Independent data and polynomial lengths
PIC24F Family Reference Manual, Configurable interrupt output
Section 41. 32-Bit Programmable
Data FIFO
Cyclic Redundancy Check (CRC)
(DS39729). A simplified block diagram of the CRC generator is
shown in Figure 20-1. A simple version of the CRC shift
engine is shown in Figure 20-2.
FIGURE 20-1: CRC BLOCK DIAGRAM
CRCDATH CRCDATL
Variable FIFO FIFO Empty Event

(4x32, 8x16 or 16x8)
CRCISEL
2 * FCY Shift Clock

1
Shift Buffer Set CRCIF
0
0 1 LENDIAN
Shift Complete Event

CRC Shift Engine
CRCWDATH CRCWDATL
FIGURE 20-2: CRC SHIFT ENGINE DETAIL
CRCWDATH CRCWDATL
Read/Write Bus
X(1)(1) X(2)(1) X(n)(1)
Shift Buffer
Data Bit 0 Bit 1 Bit 2 Bit n(2)
Note 1: Each XOR stage of the shift engine is programmable; see text for details.
2: Polynomial length n is determined by ([PLEN<3:0>] + 1)

20.1 User Interface The data for which the CRC is to be calculated must
first be written into the FIFO. Even if the data width is
20.1.1 POLYNOMIAL INTERFACE less than 8, the smallest data element that can be
written into the FIFO is one byte. For example, if the
The CRC module can be programmed for CRC
DWIDTH value is five, then the size of the data is
polynomials of up to the 32nd order, using up to 32 bits.
DWIDTH + 1 or six. The data is written as a whole byte;
Polynomial length, which reflects the highest exponent
the two unused upper bits are ignored by the module.
in the equation, is selected by the PLEN<4:0> bits
(CRCCON2<4:0>). Once data is written into the MSb of the CRCDAT
registers (that is, MSb as defined by the data width),
The CRCXORL and CRCXORH registers control which
the value of the VWORD<4:0> bits (CRCCON1<12:8>)
exponent terms are included in the equation. Setting a
increments by one. For example, if the DWIDTH value
particular bit includes that exponent term in the
is 24, the VWORD bits will increment when bit 7 of
equation. Functionally, this includes an XOR operation
CRCDATH is written. Therefore, CRCDATL must
on the corresponding bit in the CRC engine. Clearing
always be written before CRCDATH.
this bit disables the XOR.
The CRC engine starts shifting data when the CRCGO
For example, consider two CRC polynomials, one a
bit is set and the value of VWORD is greater than zero.
16-bit equation and the other, a 32-bit equation:
Each word is copied out of the FIFO into a buffer
x16 + x12 + x5 + 1 register, which decrements VWORD. The data is then
and shifted out of the buffer. The CRC engine continues
shifting at a rate of two bits per instruction cycle until the
x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + VWORD value reaches zero. This means that for a
x8 + x7 + x5 + x4 + x2 + x + 1 given data width, it takes half that number of
To program these polynomials into the CRC generator, instructions for each word to complete the calculation.
set the register bits, as shown in Table 20-1. For example, it takes 16 cycles to calculate the CRC for
a single word of 32-bit data.
Note that the appropriate positions are set to 1 to
indicate that they are used in the equation (for example, When the VWORD value reaches the maximum value
X26 and X23). The 0 bit required by the equation is for the configured value of DWIDTH (4, 8 or 16), the
always XORed; thus, X0 is a dont care. For a CRCFUL bit becomes set. When the VWORD value
polynomial of length, N, it is assumed that the Nth bit will reaches zero, the CRCMPT bit becomes set. The FIFO
always be used, regardless of the bit setting. Therefore, is emptied and the VWORD<4:0> bits are set to
for a polynomial length of 32, there is no 32nd bit in the 00000 whenever CRCEN is 0.
CRCxOR register. At least one instruction cycle must pass, after a write to
CRCDAT, before a read of the VWORD bits is done.
20.1.2 DATA INTERFACE
The module incorporates a FIFO that works with a
variable data width. Input data width can be configured
to any value between one and 32 bits using the
DWIDTH<4:0> bits (CRCCON2<12:8>). When the
data width is greater than 15, the FIFO is four words
deep. When the DWIDTH value is between 15 and 8,
the FIFO is 8 words deep. When the DWIDTH value is
less than 8, the FIFO is 16 words deep.
TABLE 20-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL

CRC Control Bit Values
Bits 16-Bit Polynomial 32-Bit Polynomial
PLEN<4:0> 01111 11111
X<31:16> 0000 0000 0000 000x 0000 0100 1100 0001
X<15:0> 0001 0000 0010 000x 0001 1101 1011 011x

20.1.3 DATA SHIFT DIRECTION 20.2 Registers
The LENDIAN bit (CRCCON1<3>) is used to control There are eight registers associated with the module:
the shift direction. By default, the CRC will shift data
through the engine, MSb first. Setting LENDIAN (= 1) CRCCON1
causes the CRC to shift data, LSb first. This setting CRCCON2
allows better integration with various communication CRCXORL
schemes and removes the overhead of reversing the CRCXORH
bit order in software. Note that this only changes the CRCDATL
direction of the data that is shifted into the engine. The
CRCDATH
result of the CRC calculation will still be a normal CRC
result, not a reverse CRC result. CRCWDATL
CRCWDATH
20.1.4 INTERRUPT OPERATION The CRCCON1 and CRCCON2 registers (Register 20-1
The module generates an interrupt that is configurable and Register 20-2) control the operation of the module,
by the user for either of two conditions. If CRCISEL is and configure the various settings. The CRCXOR
0, an interrupt is generated when the VWORD<4:0> registers (Register 20-3 and Register 20-4) select the
bits make a transition from a value of 1 to 0. If polynomial terms to be used in the CRC equation. The
CRCISEL is 1, an interrupt will be generated after the CRCDAT and CRCWDAT registers are each register
CRC operation finishes and the module sets the pairs that serve as buffers for the double-word, input
CRCGO bit to 0. Manually setting CRCGO to 0 will data and CRC processed output, respectively.
not generate an interrupt.
20.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:
1. Set the CRCEN bit to enable the module.
2. Configure the module for the desired operation:
a) Program the desired polynomial using the
CRCXORL and CRCXORH registers, and
the PLEN<4:0> bits
b) Configure the data width and shift direction
using the DWIDTH and LENDIAN bits
c) Select the desired interrupt mode using the
CRCISEL bit
3. Preload the FIFO by writing to the CRCDATL
and CRCDATH registers until the CRCFUL bit is
set or no data is left.
4. Clear old results by writing 00h to CRCWDATL
and CRCWDATH. CRCWDAT can also be left
unchanged to resume a previously halted
calculation.
5. Set the CRCGO bit to start calculation.
6. Write remaining data into the FIFO as space
becomes available.
7. When the calculation completes, CRCGO is
automatically cleared. An interrupt will be
generated if CRCISEL = 1.
8. Read CRCWDATL and CRCWDATH for the
result of the calculation.

REGISTER 20-1: CRCCON1: CRC CONTROL REGISTER 1
R/W-0 U-0 R/W-0 R-0 R-0 R-0 R-0 R-0

CRCEN CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0
bit 15 bit 8
R-0, HCS R-1, HCS R/W-0 R/W-0, HC R/W-0 U-0 U-0 U-0
CRCFUL CRCMPT CRCISEL CRCGO LENDIAN
bit 7 bit 0
Legend: HC = Hardware Clearable bit HCS = Hardware Clearable/Settable bit

bit 15 CRCEN: CRC Enable bit

0 = Module is enabled. All state machines, pointers and CRCWDAT/CRCDAT are reset;
other SFRs are NOT reset
bit 13 CSIDL: CRC Stop in Idle Mode bit
bit 12-8 VWORD<4:0>: Pointer Value bits
Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7, or
16 when PLEN<3:0> 7.
bit 7 CRCFUL: FIFO Full bit
1 = FIFO is full
0 = FIFO is not full
bit 6 CRCMPT: FIFO Empty Bit
1 = FIFO is empty
0 = FIFO is not empty
bit 5 CRCISEL: CRC interrupt Selection bit
1 = Interrupt on FIFO is empty; CRC calculation is not complete
0 = Interrupt on shift is complete and CRCWDAT result is ready
bit 4 CRCGO: Start CRC bit
1 = Start CRC serial shifter
0 = CRC serial shifter is turned off
bit 3 LENDIAN: Data Shift Direction Select bit
1 = Data word is shifted into the CRC, starting with the LSb (little endian)
0 = Data word is shifted into the CRC, starting with the MSb (big endian)

REGISTER 20-2: CRCCON2: CRC CONTROL REGISTER 2
U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0
bit 15 bit 8
U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

PLEN4 PLEN3 PLEN2 PLEN1 PLEN0
bit 7 bit 0
Legend:

bit 12-8 DWIDTH<4:0>: Data Width Select bits
Defines the width of the data word (Data Word Width = (DWIDTH<4:0>) + 1).
bit 4-0 PLEN<4:0>: Polynomial Length Select bits
Defines the length of the CRC polynomial (Polynomial Length = (PLEN<4:0>) + 1).
REGISTER 20-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

X15 X14 X13 X12 X11 X10 X9 X8
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0

X7 X6 X5 X4 X3 X2 X1
bit 7 bit 0
Legend:
bit 15-1 X<15:1>: XOR of Polynomial Term Xn Enable bits


REGISTER 20-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

X31 X30 X29 X28 X27 X26 X25 X24
bit 15 bit 8

X23 X22 X21 X20 X19 X18 X17 X16
bit 7 bit 0
Legend:
bit 15-0 X<31:16>: XOR of Polynomial Term Xn Enable bits

21.0 HIGH/LOW-VOLTAGE DETECT An interrupt flag is set if the device experiences an
excursion past the trip point in the direction of change.
(HLVD)
If the interrupt is enabled, the program execution will
Note: This data sheet summarizes the features of branch to the interrupt vector address and the software
this group of PIC24F devices. It is not can then respond to the interrupt.
intended to be a comprehensive reference The HLVD Control register (see Register 21-1)
source. For more information on the completely controls the operation of the HLVD module.
High/Low-Voltage Detect, refer to the This allows the circuitry to be turned off by the user
PIC24F Family Reference Manual, under software control, which minimizes the current
Section 36. High-Level Integration consumption for the device.
with Programmable High/Low-Voltage
Detect (HLVD) (DS39725).
The High/Low-Voltage Detect module (HLVD) is a

programmable circuit that allows the user to specify
both the device voltage trip point and the direction of
change.
FIGURE 21-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM
Externally Generated
Trip Point
VDD
VDD HLVDL<3:0>
HLVDIN
HLVDEN VDIR
16-to-1 MUX
Set
HLVDIF
-
Internal Voltage
Reference
1.024V Typical
HLVDEN

REGISTER 21-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER
R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0
HLVDEN HLSIDL
bit 15 bit 8
R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0

VDIR BGVST IRVST HLVDL3 HLVDL2 HLVDL1 HLVDL0
bit 7 bit 0
Legend:
bit 15 HLVDEN: High/Low-Voltage Detect Power Enable bit

1 = HLVD is enabled
0 = HLVD is disabled
bit 13 HLSIDL: HLVD Stop in Idle Mode bit
bit 7 VDIR: Voltage Change Direction Select bit
1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)
0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)
bit 6 BGVST: Band Gap Voltage Stable Flag bit
1 = Indicates that the band gap voltage is stable
0 = Indicates that the band gap voltage is unstable
bit 5 IRVST: Internal Reference Voltage Stable Flag bit
1 = Indicates that the internal reference voltage is stable and the high-voltage detect logic generates
the interrupt flag at the specified voltage range
0 = Indicates that the internal reference voltage is unstable and the high-voltage detect logic will not
generate the interrupt flag at the specified voltage range, and the HLVD interrupt should not be
enabled
bit 3-0 HLVDL<3:0>: High/Low-Voltage Detection Limit bits
1111 = External analog input is used (input comes from the HLVDIN pin)
1110 = Trip point 1(1)
.
.
.
0000 = Trip point 15(1)
Note 1: For the actual trip point, see Section 29.0 Electrical Characteristics.

22.0 12-BIT A/D CONVERTER WITH The 12-bit A/D Converter module is an enhanced
version of the 10-bit module offered in some PIC24
THRESHOLD DETECT devices. Both modules are Successive Approximation
Note: This data sheet summarizes the features Register (SAR) converters at their cores, surrounded
of this group of PIC24F devices. It is not by a range of hardware features for flexible
intended to be a comprehensive configuration. This version of the module extends
reference source. For more information functionality by providing 12-bit resolution, a wider
on the 12-Bit A/D Converter with range of automatic sampling options and tighter
Threshold Detect, refer to the PIC24F integration with other analog modules, such as the
Family Reference Manual, Section 51. CTMU and a configurable results buffer. This module
12-Bit A/D Converter with Threshold also includes a unique Threshold Detect feature that
Detect (DS39739). allows the module itself to make simple decisions
based on the conversion results.
The PIC24F 12-bit A/D Converter has the following key A simplified block diagram for the module is illustrated
features: in Figure 22-1.
Successive Approximation Register (SAR)
Conversion
Conversion Speeds of up to 100 ksps
Up to 32 Analog Input Channels (Internal and
External)
Multiple Internal Reference Input Channels
External Voltage Reference Input Pins
Unipolar Differential Sample-and-Hold (S/H)
Amplifier
Automated Threshold Scan and Compare
Operation to Pre-Evaluate Conversion Results
Selectable Conversion Trigger Source
Fixed-Length (one word per channel),
Configurable Conversion Result Buffer
Four Options for Results Alignment
Configurable Interrupt Generation
Operation During CPU Sleep and Idle modes

FIGURE 22-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM
Internal Data Bus

AVDD
VR+
AVSS VR Select
16
VREF+
VR-
VREF-
VBG Comparator
VINH
VR- VR+
S/H DAC
AN0 VINL
AN1
12-Bit SAR Conversion Logic
AN2
AN3
AN4 Data Formatting

VINH
AN5
AN6
MUX A
ADC1BUF0:
ADC1BUF17
AN7
AN8 AD1CON1
AN9 VINL AD1CON2
AD1CON3
AD1CON5
AD1CHS
AD1CHITL
AD1CHITH
AN14 AD1CSSL
VINH AD1CSSH
MUX B
AN15
CTMU
Temp. Sensor
VINL
CTMU
Sample Control Control Logic
VBG Conversion Control
0.785 * Input MUX Control

VDD Pin Config. Control
0.215 *
VDD
AVDD
AVss

To perform an A/D conversion: a) Enable auto-scan (ASEN bit (AD1CON<15>)).
1. Configure the A/D module: b) Select the Compare mode Greater Than,
a) Configure port pins as analog inputs and/or Less Than or Windowed (CM bits
select band gap reference inputs (AD1CON5<1:0>)).
(ANS<12:10>, ANS<5:0>). c) Select the threshold compare channels to
b) Select voltage reference source to match be scanned (ADCSSH, ADCSSL).
expected range on analog inputs d) If the CTMU is required as a current source
(AD1CON2<15:13>). for a threshold compare channel, enable
c) Select the analog conversion clock to the corresponding CTMU channel
match the desired data rate with the (ADCCTMUENH, ADCCTMUENL).
processor clock (AD1CON3<7:0>). e) Write the threshold values into the
d) Select the appropriate sample/conversion corresponding ADC1BUFn registers.
sequence (AD1CON1<7:5> and f) Turn on the A/D module (AD1CON1<15>).
AD1CON3<12:8>). Note: If performing an A/D sample and
e) Select how conversion results are conversion using Threshold Detect in
presented in the buffer (AD1CON1<9:8>). Sleep Mode, the RC A/D clock source
f) Select interrupt rate (AD1CON2<5:2>). must be selected before entering into
g) Turn on A/D module (AD1CON1<15>). Sleep mode.
2. Configure A/D interrupt (if required): 3. Configure A/D interrupt (OPTIONAL):
a) Clear the AD1IF bit. a) Clear the AD1IF bit.
b) Select A/D interrupt priority. b) Select A/D interrupt priority.
To perform an A/D sample and conversion using
Threshold Detect scanning:
1. Configure the A/D module:
a) Configure port pins as analog inputs
(ANS<12:10>, ANS<5,0>).
b) Select voltage reference source to match
expected range on analog inputs
(AD1CON2<15:13>).
c) Select the analog conversion clock to
match the desired data rate with the
processor clock (AD1CON3<7:0>).
d) Select the appropriate sample/conversion
sequence (AD1CON1<7:5>, AD1CON3<12:8>).
e) Select how the conversion results are
presented in the buffer (AD1CON1<9:8>).
f) Select interrupt rate (AD1CON2<5:2>).
2. Configure the Threshold compare channels:

22.1 A/D Control Registers indicate if a match condition has occurred. AD1CHITL
is always implemented, whereas AD1CHITH may not
The 12-bit A/D Converter module uses up to be implemented in devices with 16 or fewer channels.
43 registers for its operation. All registers are mapped
in the data memory space. The AD1CSSH/L registers (Register 22-8 and
Register 22-9) select the channels to be included for
22.1.1 CONTROL REGISTERS sequential scanning.
Depending on the specific device, the module has up to The AD1CTMENH/L registers (Register 22-10 and
eleven control and status registers: Register 22-11) select the channel(s) to be used by the
CTMU during conversions. Selecting a particular
AD1CON1: A/D Control Register 1 channel allows the A/D Converter to control the CTMU
AD1CON2: A/D Control Register 2 (particularly, its current source) and read its data
AD1CON3: A/D Control Register 3 through that channel. AD1CTMENL is always
AD1CON5: A/D Control Register 5 implemented, whereas AD1CTMENH may not be
AD1CHS: A/D Sample Select Register implemented in devices with 16 or fewer channels.
AD1CHITH and AD1CHITL: A/D Scan Compare 22.1.2 A/D RESULT BUFFERS
Hit Registers
The module incorporates a multi-word, dual port RAM,
AD1CSSL and AD1CSSH: A/D Input Scan Select
called ADC1BUF. The buffer is composed of at least
Registers
the same number of word locations as there are
AD1CTMENH and AD1CTMENL: CTMU Enable external analog channels for a particular device, with a
Registers maximum number of 32. The number of buffer
The AD1CON1, AD1CON2 and AD1CON3 registers addresses is always even. Each of the locations is
(Register 22-1, Register 22-2 and Register 22-3) mapped into the data memory space and is separately
control the overall operation of the A/D module. This addressable. The buffer locations are referred to as
includes enabling the module, configuring the ADC1BUF0 through ADC1BUFn (up to 31).
conversion clock and voltage reference sources, The A/D result buffers are both readable and writable.
selecting the sampling and conversion triggers, and When the module is active (AD1CON<15> = 1), the
manually controlling the sample/convert sequences. buffers are read-only, and store the results of A/D
The AD1CON5 register (Register 22-4) specifically conversions. When the module is inactive
controls features of the Threshold Detect operation, (AD1CON<15> = 0), the buffers are both readable and
including its function in power-saving modes. writable. In this state, writing to a buffer location
The AD1CHS register (Register 22-5) selects the input programs a conversion threshold for Threshold Detect
channels to be connected to the S/H amplifier. It also operations.
allows the choice of input multiplexers and the Buffer contents are not cleared when the module is
selection of a reference source for differential deactivated with the ADON bit (AD1CON1<15>).
sampling. Conversion results and any programmed threshold
The AD1CHITH and AD1CHITL registers values are maintained when ADON is set or cleared.
(Register 22-6 and Register 22-7) are semaphore
registers used with Threshold Detect operations. The
status of individual bits, or bit pairs in some cases,

REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1
R/W-0 U-0 R/W-0 U-0 U-0 r-0 R/W-0 R/W-0
ADON ADSIDL FORM1 FORM0
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 HSC R/C-0 HSC
SSRC3 SSRC2 SSRC1 SSRC0 ASAM SAMP DONE
bit 7 bit 0

C = Clearable bit r = Reserved bit
bit 15 ADON: A/D Operating Mode bit

1 = A/D Converter module is operating
0 = A/D Converter is off
bit 13 ADSIDL: Stop in Idle Mode bit
bit 10 Reserved: Maintain as 1
bit 9-8 FORM<1:0>: Data Output Format bits (see formats following)
11 = Fractional result, signed, left-justified
10 = Absolute fractional result, unsigned, left-justified
01 = Decimal result, signed, right-justified
00 = Absolute decimal result, unsigned, right-justified
bit 7-4 SSRC<3:0>: Sample Clock Source Select bits
1111 = Not available; do not use

1000 = Not available; do not use
0111 = Internal counter ends sampling and starts conversion (auto-convert)
0110 = Not Available; do not use
0101 = Timer1 event ends sampling and starts conversion
0100 = CTMU event ends sampling and starts conversion
0001 = INT0 event ends sampling and starts conversion
0000 = Clearing the SAMP bit in software ends sampling and begins conversion
bit 2 ASAM: A/D Sample Auto-Start bit
1 = Sampling begins immediately after last conversion; SAMP bit is auto-set
0 = Sampling begins when SAMP bit is manually set
bit 1 SAMP: A/D Sample Enable bit
1 = A/D Sample-and-Hold amplifiers are sampling
0 = A/D Sample-and-Hold are holding
bit 0 DONE: A/D Conversion Status bit
1 = A/D conversion cycle is completed
0 = A/D conversion cycle is not started or in progress

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0
PVCFG1 PVCFG0 NVCFG0 OFFCAL BUFREGEN CSCNA
bit 15 bit 8

BUFS(1) SMPI4 SMPI3 SMPI2 SMPI1 SMPI0 BUFM(1) ALTS
bit 7 bit 0
Legend:
bit 15-14 PVCFG<1:0>: Converter Positive Voltage Reference Configuration bits

11 = Internal VRH2
10 = Internal VRH1
01 = External VREF+
00 = AVDD
bit 13 NVCFG0: Converter Negative Voltage Reference Configuration bits
1 = External VREF-
0 = AVSS
bit 12 OFFCAL: Offset Calibration Mode Select bit
1 = Inverting and non-inverting inputs of channel Sample-and-Hold are connected to AVSS
0 = Inverting and non-inverting inputs of channel Sample-and-Hold are connected to normal inputs
bit 11 BUFREGEN: A/D Buffer Register Enable bit
1 = Conversion result is loaded into buffer location determined by the converted channel
0 = A/D result buffer is treated as a FIFO
bit 10 CSCNA: Scan Input Selections for CH0+ During SAMPLE A bit
1 = Scan inputs
0 = Do not scan inputs
bit 7 BUFS: Buffer Fill Status bit(1)
1 = A/D is filling the upper half of the buffer; user should access data in the lower half
0 = A/D is filling the lower half of the buffer; user should access data in the upper half
bit 6-2 SMPI<4:0>: Interrupt Sample Rate Select bits
11111 = Interrupts at the completion of conversion for each 32nd sample
11110 = Interrupts at the completion of conversion for each 31st sample

00001 = Interrupts at the completion of conversion for every other sample
00000 = Interrupts at the completion of conversion for each sample
bit 1 BUFM: Buffer Fill Mode Select bit(1)
1 = Starts buffer filling at AD1BUF0 on first interrupt and AD1BUF(n/2) on next interrupt
(Split Buffer mode)
0 = Starts filling buffer at address, ADCBUF0, and each sequential address on successive interrupts
(FIFO mode)
bit 0 ALTS: Alternate Input Sample Mode Select bit
1 = Uses channel input selects for SAMPLE A on first sample and SAMPLE B on next sample
0 = Always uses channel input selects for SAMPLE A
Note 1: Only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used
when BUFM = 1.

R/W-0 R-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
ADRC EXTSAM SAMC4 SAMC3 SAMC2 SAMC1 SAMC0
bit 15 bit 8

ADCS7 ADCS6 ADCS5 ADCS4 ADCS3 ADCS2 ADCS1 ADCS0
bit 7 bit 0
Legend:
bit 15 ADRC: A/D Conversion Clock Source bit

1 = RC clock
0 = Clock derived from system clock
bit 14 EXTSAM: Extended Sampling Time bit
1 = A/D is still sampling after SAMP = 0
0 = A/D is finished sampling
bit 13 Reserved: Maintain as 0
bit 12-8 SAMC<4:0>: Auto-Sample Time Select bits
11111 = 31 TAD

00001 = 1 TAD
00000 = 0 TAD
bit 7-0 ADCS<7:0>: A/D Conversion Clock Select bits
11111111-01000000 = Reserved
00111111 = 64TCY = TAD

00000001 = 2TCY = TAD
00000000 = TCY = TAD

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0
ASEN LPEN CTMREQ BGREQ VRSREQ ASINT1 ASINT0
bit 15 bit 8
U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0

WM1 WM0 CM1 CM0
bit 7 bit 0
Legend:
bit 15 ASEN: Auto-Scan Enable bit

1 = Auto-scan is enabled
0 = Auto-scan is disabled
bit 14 LPEN: Low-Power Enable bit
1 = Return to Low-Power mode after scan
0 = Remain in Full-Power mode after scan
bit 13 CTMREQ: CTMU Request bit
1 = CTMU is enabled when the ADC is enabled and active
0 = CTMU is not enabled by the ADC
bit 12 BGREQ: Band Gap Request bit
1 = Band gap is enabled when the ADC is enabled and active
0 = Band gap is not enabled by the ADC
bit 11 VRSREQ: VREG Scan Request bit
1 = On-chip regulator is enabled when the ADC is enabled and active
0 = On-chip regulator is not enabled by the ADC
bit 9-8 ASINT<1:0>: Auto-Scan (Threshold Detect) Interrupt Mode bits
11 = Interrupt after Threshold Detect sequence completed and valid compare has occurred
10 = Interrupt after valid compare has occurred
01 = Interrupt after Threshold Detect sequence completed
00 = No interrupt
bit 3-2 WM<1:0>: Write Mode bits
11 = Reserved
10 = Auto-compare only (conversion results are not saved, but interrupts are generated when a valid
match, as defined by CM and ASINT bits, occurs)
01 = Convert and save (conversion results are saved to locations as determined by register bits when
a match, as defined by CM bits, occurs)
00 = Legacy operation (conversion data saved to location determined by buffer register bits)
bit 1-0 CM<1:0>: Compare Mode bits
11 = Outside Window mode (valid match occurs if the conversion result is outside of the window defined by
the corresponding buffer pair)
10 = Inside Window mode (valid match occurs if the conversion result is inside the window defined by the
corresponding buffer pair)
01 = Greater Than mode (valid match occurs if the result is greater than value in the corresponding buffer
register)
00 = Less Than mode (valid match occurs if the result is less than value in the corresponding buffer register)

REGISTER 22-5: AD1CHS: A/D SAMPLE SELECT REGISTER
CH0NB2 CH0NB1 CH0NB0 CH0SB4 CH0SB3 CH0SB2 CH0SB1 CH0SB0
bit 15 bit 8

CH0NA2 CH0NA1 CH0NA0 CH0SA4 CH0SA3 CH0SA2 CH0SA1 CH0SA0
bit 7 bit 0
Legend:
bit 15-13 CH0NB<2:0>: Sample B Channel 0 Negative Input Select bits

111 = AN6(1)
110 = AN5(2)
101 = AN4
100 = AN3
011 = AN2
010 = AN1
001 = AN0
000 = AVSS
bit 12-8 CH0SB<4:0>: S/H Amplifier Positive Input Select for MUX B Multiplexer Setting bits
11111 = Unimplemented, do not use
11101 = AVDD(3)
11101 = AVSS(3)
11100 = Upper guardband rail (0.785 * VDD)
11011 = Lower guardband rail (0.215 * VDD)
11010 = Internal Band Gap Reference (VBG)(3)
11001-10010 = Unimplemented, do not use
10001 = No channels connected, all inputs floating (used for CTMU)
10000 = No channels connected, all inputs floating (used for CTMU Temperature Sensor input)
01111 = AN15
01110 = AN14
01101 = AN13
01100 = AN12
01011 = AN11
01010 = AN10
01001 = AN9
01000 = AN8(1)
00111 = AN7(1)
00110 = AN6(1)
00101 = AN5(2)
00100 = AN4
00011 = AN3
00010 = AN2
00001 = AN1
00000 = AN0
bit 7-5 CH0NA<2:0>: Sample A Channel 0 Negative Input Select bits
Same definitions as for CHONB<2:0>.
bit 4-0 CH0SA<4:0>: Sample A Channel 0 Positive Input Select bits
Same definitions as for CHONA<4:0>.
Note 1: Implemented on 44-pin devices only.

2: Implemented on 28-pin and 44-pin devices only.
3: Actual band gap value used for this input is selected by the PVCFG bits (AD1CON2<15:14>).

REGISTER 22-6: AD1CHITH: A/D SCAN COMPARE HIT REGISTER (HIGH WORD)(1)
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0

CHH17 CHH16
bit 7 bit 0
Legend:
bit 15-2 Unimplemented: Read as 0.

bit 1-0 CHH<17:16>: A/D Compare Hit bits
If CM<1:0> = 11:
1 = A/D Result Buffer x has been written with data or a match has occurred
0 = A/D Result Buffer x has not been written with data
For all other values of CM<1:0>:
1 = A match has occurred on A/D Result Channel x
0 =No match has occurred on A/D Result Channel x
Note 1: Unimplemented channels are read as 0.
REGISTER 22-7: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)(1)
CHH15 CHH14 CHH13 CHH12 CHH11 CHH10 CHH9 CHH8
bit 15 bit 8

CHH7 CHH6 CHH5 CHH4 CHH3 CHH2 CHH1 CHH0
bit 7 bit 0
Legend:
bit 15-0 CHH<15:0>: A/D Compare Hit bits

If CM<1:0> = 11:
1 = A/D Result Buffer x has been written with data or a match has occurred
0 = A/D Result Buffer x has not been written with data
For all other values of CM<1:0>:
1 = A match has occurred on A/D Result Channel n
0 = No match has occurred on A/D Result Channel n

REGISTER 22-8: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD)(1)
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0
CSS30 CSS29 CSS28 CSS27 CSS26
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0

CSS17 CSS16
bit 7 bit 0
Legend:

bit 14-10 CSS<30:26>: A/D Input Scan Selection bits
1 = Include corresponding channel for input scan
0 = Skip channel for input scan
1 = Include corresponding channel for input scan
Note 1: Unimplemented channels are read as 0. Do not select unimplemented channels for sampling as
indeterminate results may be produced.
REGISTER 22-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)(1)
CSS15 CSS14 CSS13 CSS12 CSS11 CSS10 CSS9 CSS8
bit 15 bit 8

CSS7 CSS6 CSS5 CSS4 CSS3 CSS2 CSS1 CSS0
bit 7 bit 0
Legend:

1 = Include corresponding ANx input for scan
Note 1: Unimplemented channels are read as 0. Do not select unimplemented channels for sampling as
indeterminate results may be produced.

REGISTER 22-10: AD1CTMENH: CTMU ENABLE REGISTER (HIGH WORD)(1)
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0

CTMEN17 CTMEN16
bit 7 bit 0
Legend:
bit 15-2 Unimplemented: Read as 0.

bit 1-0 CTMEN<17:16>: CTMU Enabled During Conversion bits
1 = CTMU is enabled and connected to the selected channel during conversion
0 =CTMU is not connected to this channel
REGISTER 22-11: AD1CTMENL: CTMU ENABLE REGISTER (LOW WORD)(1)

CTMEN15 CTMEN14 CTMEN13 CTMEN12 CTMUEN11 CTMEN10 CTMEN9 CTMEN8
bit 15 bit 8

CTMEN7 CTMEN6 CTMEN5 CTMEN4 CTMEN3 CTMEN2 CTMEN1 CTMEN0
bit 7 bit 0
Legend:
bit 15-0 CTMEN<15:0>: CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion
0 = CTMU is not connected to this channel

22.2 A/D Sampling Requirements prior to starting the conversion. The internal holding
capacitor will be in a discharged state prior to each
The analog input model of the 12-bit A/D Converter is sample operation.
shown in Figure 22-2. The total sampling time for the
A/D is a function of the holding capacitor charge time. At least 1 TAD time period should be allowed between
conversions for the sample time. For more details, see
For the A/D Converter to meet its specified accuracy, Section 29.0 Electrical Characteristics.
the charge holding capacitor (CHOLD) must be allowed
to fully charge to the voltage level on the analog input
EQUATION 22-1: A/D CONVERSION CLOCK
pin. The source impedance (RS), the interconnect
PERIOD
impedance (RIC) and the internal sampling switch
(RSS) impedance combine to directly affect the time T AD = T CY ADCS + 1
required to charge CHOLD. The combined impedance of
the analog sources must, therefore, be small enough to ADCS = T AD
---------- 1
T CY
fully charge the holding capacitor within the chosen
sample time. To minimize the effects of pin leakage
currents on the accuracy of the A/D Converter, the Note: Based on TCY = 2/FOSC; Doze mode
maximum recommended source impedance, RS, is and PLL are disabled.
2.5 k. After the analog input channel is selected
(changed), this sampling function must be completed
FIGURE 22-2: 12-BIT A/D CONVERTER ANALOG INPUT MODEL
RIC 250 Sampling

Switch
Rs ANx RSS RSS 3 k
CPIN CHOLD
VA ILEAKAGE = 4.4 pF
500 nA
VSS
Legend: CPIN = Input Capacitance

VT = Threshold Voltage
ILEAKAGE = Leakage Current at the pin due to
various junctions
RIC = Interconnect Resistance
RSS = Sampling Switch Resistance
CHOLD = Sample-and-Hold Capacitance (from DAC)
Note: CPIN value depends on device package and is not tested. Effect of CPIN negligible if Rs 5 k.

22.3 Transfer Function The first code transition occurs when the input
voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
The transfer functions of the A/D Converter in 12-bit
The 0000 0000 0001 code is centered at
resolution are shown in Figure 22-3. The difference of
VR- + (1.5 * ((VR+) (VR-))/4096).
the input voltages, (VINH VINL), is compared to the
reference, ((VR+) (VR-)). The 0010 0000 0000 code is centered at
VREFL + (2048.5 * ((VR+) (VR-))/4096).
An input voltage less than VR- + (((VR-)
(VR-))/4096) converts as 0000 0000 0000.
An input voltage greater than (VR-) + (1023 ((VR+)
(VR-))/4096) converts as 1111 1111 1111.
FIGURE 22-3: 12-BIT A/D TRANSFER FUNCTION
Output Code
(Binary (Decimal))
1111 1111 1111 (4095)

1111 1111 1110 (4094)
0010 0000 0011 (2051)

0010 0000 0010 (2050)
0010 0000 0001 (2049)
0010 0000 0000 (2048)
0001 1111 1111 (2047)
0001 1111 1110 (2046)
0001 1111 1101 (2045)
0000 0000 0001 (1)

0000 0000 0000 (0)
2048 * (VR+ VR-)
0
4095 * (VR+ VR-)
(VINH VINL)
VR+
VR-
VR+ VR-
4096
4096
4096
Voltage Level
VR- +
VR-+
VR- +

23.0 COMPARATOR MODULE The comparator outputs may be directly connected to
the CxOUT pins. When the respective COE equals 1,
Note: This data sheet summarizes the features of the I/O pad logic makes the unsynchronized output of
this group of PIC24F devices. It is not the comparator available on the pin.
intended to be a comprehensive reference A simplified block diagram of the module is shown in
source. For more information on the Figure 23-1. Diagrams of the possible individual
Comparator module, refer to the PIC24F comparator configurations are shown in Figure 23-2.
Family Reference Manual, Section 46.
Scalable Comparator Module Each comparator has its own control register,
(DS39734). CMxCON (Register 23-1), for enabling and configuring
its operation. The output and event status of all three
The comparator module provides three dual input comparators is provided in the CMSTAT register
comparators. The inputs to the comparator can be (Register 23-2).
configured to use any one of four external analog
inputs, as well as a voltage reference input from either
the internal band gap reference, divided by 2 (VBG/2),
or the comparator voltage reference generator.
FIGURE 23-1: COMPARATOR MODULE BLOCK DIAGRAM
CCH<1:0>
CREF
EVPOL<1:0>
Trigger/Interrupt CEVT
CXINB Logic
Input CPOL COE
VIN-
CXINC Select
VIN+ C1
Logic
CXIND C1OUT
COUT Pin
VBG/2
CPOL Logic COE
VIN-
VIN+ C2
C2OUT
COUT Pin
EVPOL<1:0>
CPOL Logic COE
CXINA VIN-
VIN+ C3
CVREF
C3OUT
COUT Pin

FIGURE 23-2: INDIVIDUAL COMPARATOR CONFIGURATIONS
Comparator Off
CON = 0, CREF = x, CCH<1:0> = xx
COE
VIN- -
VIN+ Cx
Off (Read as 0) CxOUT
Pin
Comparator CxINB > CxINA Compare Comparator CxINC > CxINA Compare
CON = 1, CREF = 0, CCH<1:0> = 00 CON = 1, CREF = 0, CCH<1:0> = 01
COE COE
VIN- - VIN- -
CXINB CXINC
VIN+ Cx VIN+ Cx
CXINA CxOUT CXINA CxOUT
Pin Pin
Comparator CxIND > CxINA Compare Comparator VBG > CxINA Compare
COE COE
VIN- - VIN- -
CXIND VBG/2
VIN+ Cx VIN+ Cx
CXINA CxOUT CXINA CxOUT
Pin Pin
Comparator CxINB > CVREF Compare Comparator CxINC > CVREF Compare
COE COE
VIN- - VIN-
CXINB CXINC -
VIN+ Cx VIN+ Cx
CVREF CxOUT CVREF CxOUT
Pin Pin
Comparator CxIND > CVREF Compare Comparator VBG > CVREF Compare
COE COE
VIN- - VIN- -
CXIND VBG/2
VIN+ Cx VIN+ Cx
CVREF CxOUT CVREF CxOUT
Pin Pin

REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS
R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R-0
CON COE CPOL CLPWR CEVT COUT
bit 15 bit 8
R/W-0 R/W-0 U-0 R/W-0 U-0 U-0 R/W-0 R/W-0

EVPOL1 EVPOL0 CREF CCH1 CCH0
bit 7 bit 0
Legend:
bit 15 CON: Comparator Enable bit

1 = Comparator is enabled
0 = Comparator is disabled
bit 14 COE: Comparator Output Enable bit
1 = Comparator output is present on the CxOUT pin
0 = Comparator output is internal only
bit 13 CPOL: Comparator Output Polarity Select bit
1 = Comparator output is inverted
0 = Comparator output is not inverted
bit 12 CLPWR: Comparator Low-Power Mode Select bit
1 = Comparator operates in Low-Power mode
0 = Comparator does not operate in Low-Power mode
bit 9 CEVT: Comparator Event bit
1 = Comparator event defined by EVPOL<1:0> has occurred; subsequent triggers and interrupts are
disabled until the bit is cleared
0 = Comparator event has not occurred
bit 8 COUT: Comparator Output bit
When CPOL = 0:
1 = VIN+ > VIN-
0 = VIN+ < VIN-
When CPOL = 1:
1 = VIN+ < VIN-
0 = VIN+ > VIN-
bit 7-6 EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits
11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)
10 = Trigger/event/interrupt generated on transition of the comparator output:
If CPOL = 0 (non-inverted polarity):
High-to-low transition only.
If CPOL = 1 (inverted polarity):
Low-to-high transition only.
01 = Trigger/event/interrupt generated on transition of comparator output
If CPOL = 0 (non-inverted polarity):
Low-to-high transition only.
If CPOL = 1 (inverted polarity):
High-to-low transition only.
00 = Trigger/event/interrupt generation is disabled

REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (CONTINUED)
bit 4 CREF: Comparator Reference Select bits (non-inverting input)
1 = Non-inverting input connects to internal CVREF voltage
0 = Non-inverting input connects to CxINA pin
bit 1-0 CCH<1:0>: Comparator Channel Select bits
11 = Inverting input of comparator connects to VBG/2
10 = Inverting input of comparator connects to CxIND pin
01 = Inverting input of comparator connects to CxINC pin
00 = Inverting input of comparator connects to CxINB pin
REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0 U-0 U-0 U-0 U-0 R-0, HSC R-0, HSC R-0, HSC
CMIDL C3EVT C2EVT C1EVT
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 R-0, HSC R-0, HSC R-0, HSC
C3OUT C2OUT C1OUT
bit 7 bit 0

bit 15 CMIDL: Comparator Stop in Idle Mode bit

1 = Discontinue operation of all comparators when device enters Idle mode
0 = Continue operation of all enabled comparators in Idle mode
bit 10 C3EVT: Comparator 3 Event Status bit (read-only)
Shows the current event status of Comparator 2 (CM3CON<9>).
bit 2 C3OUT: Comparator 3 Output Status bit (read-only)
Shows the current output of Comparator 3 (CM3CON<8>).

24.0 COMPARATOR VOLTAGE 24.1 Configuring the Comparator
REFERENCE Voltage Reference
Note: This data sheet summarizes the features of The comparator voltage reference module is controlled
this group of PIC24F devices. It is not through the CVRCON register (Register 24-1). The
intended to be a comprehensive reference comparator voltage reference provides a range of
source. For more information on the output voltages, with 32 distinct levels.
Comparator Voltage Reference, refer to The comparator voltage reference supply voltage can
the PIC24F Family Reference Manual, come from either VDD and VSS, or the external VREF+
Section 20. Comparator Module and VREF-. The voltage source is selected by the
Voltage Reference Module (DS39709). CVRSS bit (CVRCON<5>).
The settling time of the comparator voltage reference
must be considered when changing the CVREF output.
FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM
CVRSS = 1
VREF+
AVDD
CVRSS = 0 8R
CVR<3:0>
R
CVREN
32-to-1 MUX
32 Steps
CVREF
8R
CVRSS = 1
VREF-
CVRSS = 0
AVSS

REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8

CVREN CVROE CVRSS CVR4 CVR3 CVR2 CVR1 CVR0
bit 7 bit 0
Legend:

bit 7 CVREN: Comparator Voltage Reference Enable bit
1 = CVREF circuit powered on
0 = CVREF circuit powered down
bit 6 CVROE: Comparator VREF Output Enable bit
1 = CVREF voltage level is output on CVREF pin
0 = CVREF voltage level is disconnected from CVREF pin
bit 5 CVRSS: Comparator VREF Source Selection bit
1 = Comparator reference source, CVRSRC = VREF+ VREF-
0 = Comparator reference source, CVRSRC = AVDD AVSS
bit 4-0 CVR<4:0>: Comparator VREF Value Selection 0 CVR<4:0> 31 bits
When CVRSS = 1:
CVREF = (VREF-) + (CVR<4:0>/32) (VREF+ VREF-)
When CVRSS = 0:
CVREF = (AVSS) + (CVR<4:0>/32) (AVDD AVSS)

25.0 CHARGE TIME 25.1 Measuring Capacitance
MEASUREMENT UNIT (CTMU) The CTMU module measures capacitance by
generating an output pulse with a width equal to the
Note: This data sheet summarizes the features of
time between edge events on two separate input
this group of PIC24F devices. It is not
channels. The pulse edge events to both input
intended to be a comprehensive reference
channels can be selected from four sources: two
source. For more information on the
internal peripheral modules (OC1 and Timer1) and up
Charge Measurement Unit, refer to the
to 13 external pins (CTED1 through CTED13). This
PIC24F Family Reference Manual,
pulse is used with the modules precision current
Section 53. Charge Time Measurement
source to calculate capacitance according to the
Unit (CTMU) with Threshold Detect
relationship:
(DS39743).
The Charge Time Measurement Unit (CTMU) is a EQUATION 25-1:

flexible analog module that provides charge dV
measurement, accurate differential time measurement I = C -------
dT
between pulse sources and asynchronous pulse
generation. Its key features include: For capacitance measurements, the A/D Converter
Thirteen external edge input trigger sources samples an external capacitor (CAPP) on one of its
input channels after the CTMU outputs pulse. A
Polarity control for each edge source
precision resistor (RPR) provides current source
Control of edge sequence
calibration on a second A/D channel. After the pulse
Control of response to edge levels or edge ends, the converter determines the voltage on the
transitions capacitor. The actual calculation of capacitance is
Time measurement resolution of one nanosecond performed in software by the application.
Accurate current source suitable for capacitive
Figure 25-1 illustrates the external connections used
measurement
for capacitance measurements, and how the CTMU
Together with other on-chip analog modules, the CTMU and A/D modules are related in this application. This
can be used to precisely measure time, measure example also shows the edge events coming from
capacitance, measure relative changes in capacitance, Timer1, but other configurations using external edge
or generate output pulses that are independent of the sources are possible. A detailed discussion on
system clock. The CTMU module is ideal for interfacing measuring capacitance and time with the CTMU
with capacitive-based touch sensors. module is provided in the PIC24F Family Reference
The CTMU is controlled through three registers: Manual.
CTMUCON1, CTMUCON2 and CTMUICON.
CTMUCON1 enables the module and controls the mode
of operation of the CTMU, as well as controlling edge
sequencing. CTMUCON2 controls edge source selec-
tion and edge source polarity selection. The CTMUICON
register selects the current range of current source and
trims the current.

FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR
CAPACITANCE MEASUREMENT
PIC24F Device
Timer1
CTMU
EDG1 Current Source
EDG2
Output Pulse
A/D Converter
ANx
ANY
CAPP RPR

25.2 Measuring Time When the module is configured for pulse generation
delay by setting the TGEN bit (CTMUCON<12>), the
Time measurements on the pulse width can be similarly internal current source is connected to the B input of
performed using the A/D modules internal capacitor Comparator 2. A capacitor (CDELAY) is connected to
(CAD) and a precision resistor for current calibration. the Comparator 2 pin, C2INB, and the comparator
Figure 25-2 displays the external connections used for voltage reference, CVREF, is connected to C2INA.
time measurements, and how the CTMU and A/D CVREF is then configured for a specific trip point. The
modules are related in this application. This example module begins to charge CDELAY when an edge event
also shows both edge events coming from the external is detected. When CDELAY charges above the CVREF
CTED pins, but other configurations using internal trip point, a pulse is output on CTPLS. The length of the
edge sources are possible. pulse delay is determined by the value of CDELAY and
the CVREF trip point.
25.3 Pulse Generation and Delay Figure 25-3 illustrates the external connections for
The CTMU module can also generate an output pulse pulse generation, as well as the relationship of the
with edges that are not synchronous with the devices different analog modules required. While CTED1 is
system clock. More specifically, it can generate a pulse shown as the input pulse source, other options are
with a programmable delay from an edge event input to available. A detailed discussion on pulse generation
the module. with the CTMU module is provided in the PIC24F
Family Reference Manual.
FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME

MEASUREMENT
PIC24F Device
CTMU
CTEDX EDG1
Current Source
CTEDX EDG2
Output Pulse
A/D Converter
ANx
CAD
RPR
FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE

DELAY GENERATION
PIC24F Device
CTMU
CTEDX EDG1 CTPLS
Current Source
Comparator
C2INB -
C2
CDELAY CVREF

REGISTER 25-1: CTMUCON1: CTMU CONTROL REGISTER 1
CTMUEN CTMUSIDL TGEN EDGEN EDGSEQEN IDISSEN CTTRIG
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:
bit 15 CTMUEN: CTMU Enable bit

0 = Module is disabled
bit 13 CTMUSIDL: Stop in Idle Mode bit
bit 12 TGEN: Time Generation Enable bit
1 = Enables edge delay generation
0 = Disables edge delay generation
bit 11 EDGEN: Edge Enable bit
1 = Edges are not blocked
0 = Edges are blocked
bit 10 EDGSEQEN: Edge Sequence Enable bit
1 = Edge 1 event must occur before Edge 2 event can occur
0 = No edge sequence is needed
bit 9 IDISSEN: Analog Current Source Control bit
1 = Analog current source output is grounded
0 = Analog current source output is not grounded
bit 8 CTTRIG: Trigger Control bit
1 = Trigger output is enabled
0 = Trigger output is disabled

REGISTER 25-2: CTMUCON2: CTMU CONTROL REGISTER 2
EDG1EDGE EDG1POL EDG1SEL3 EDG1SEL2 EDG1SEL1 EDG1SEL0 EDG2 EDG1
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0

EDG2EDGE EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0
bit 7 bit 0
Legend:
bit 15 EDG1EDGE: Edge 1 Edge-Sensitive Select bit

1 = Input is edge-sensitive
0 = Input is level-sensitive
bit 14 EDG1POL: Edge 1 Polarity Select bit
1 = Edge 1 is programmed for a positive edge response
0 = Edge 1 is programmed for a negative edge response
bit 13-10 EDG1SEL<3:0>: Edge 1 Source Select bits
1111 = Edge 1 source is Comparator 3 output
1100 = Edge 1 source is IC3
1001 = Edge 1 source is CTED8
0100 = Edge 1 source is CTED3(2)
0001 = Edge 1 source is OC1
0000 = Edge 1 source is Timer1
bit 9 EDG2: Edge 2 Status bit
Indicates the status of Edge 2 and can be written to control current source.
1 = Edge 2 has occurred
0 = Edge 2 has not occurred
bit 8 EDG1: Edge 1 Status bit
Indicates the status of Edge 1 and can be written to control current source.
1 = Edge 1 has occurred
0 = Edge 1 has not occurred
bit 7 EDG2EDGE: Edge 2 Edge-Sensitive Select bit
1 = Input is edge-sensitive
0 = Input is level-sensitive
Note 1: Edge sources, CTED11 and CTED12, are not available on PIC24FV32KA302 devices.
2: Edge sources, CTED3,CTED11, CTED12 and CTED13, are not available on PIC24FV32KA301 devices.

REGISTER 25-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)
bit 6 EDG2POL: Edge 2 Polarity Select bit
1 = Edge 2 is programmed for a positive edge
0 = Edge 2 is programmed for a negative edge
bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
1100 = Unimplemented; do not use
1000 = Edge 2 source is CTED13(2)
0111 = Edge 2 source is CTED12(1,2)
0110 = Edge 2 source is CTED11(1,2)
0001 = Edge 2 source is OC1
0000 = Edge 2 source is Timer1
Note 1: Edge sources, CTED11 and CTED12, are not available on PIC24FV32KA302 devices.
2: Edge sources, CTED3,CTED11, CTED12 and CTED13, are not available on PIC24FV32KA301 devices.

REGISTER 25-3: CTMUICON: CTMU CURRENT CONTROL REGISTER
ITRIM5 ITRIM4 ITRIM3 ITRIM2 ITRIM1 ITRIM0 IRNG1 IRNG0
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 7 bit 0
Legend:
bit 15-10 ITRIM<5:0>: Current Source Trim bits

011111 = Maximum positive change from nominal current
011110
.
.
.
000001 = Minimum positive change from nominal current
000000 = Nominal current output specified by IRNG<1:0>
111111 = Minimum negative change from nominal current
.
.
.
100010
100001 = Maximum negative change from nominal current
bit 9-8 IRNG<1:0>: Current Source Range Select bits
11 = 100 x Base Current
10 = 10 Base Current
01 = Base Current Level (0.55 A nominal)
00 = 1000 x Base Current

NOTES:

26.0 SPECIAL FEATURES 26.1 Configuration Bits
Note: This data sheet summarizes the features The Configuration bits can be programmed (read as 0),
of this group of PIC24F devices. It is not or left unprogrammed (read as 1), to select various
intended to be a comprehensive device configurations. These bits are mapped starting at
reference source. For more information program memory location, F80000h. A complete list is
on the Watchdog Timer, High-Level provided in Table 26-1. A detailed explanation of the
Device Integration and Programming various bit functions is provided in Register 26-1 through
Diagnostics, refer to the individual sec- Register 26-8.
tions of the PIC24F Family Reference The address, F80000h, is beyond the user program
Manual provided below: memory space. In fact, it belongs to the configuration
Section 9. Watchdog Timer (WDT) memory space (800000h-FFFFFFh), which can only be
(DS39697) accessed using table reads and table writes.
Section 36. High-Level Integration
with Programmable High/Low- TABLE 26-1: CONFIGURATION REGISTERS
Voltage Detect (HLVD) (DS39725) LOCATIONS
Section 33. Programming and Configuration
Diagnostics (DS39716) Address
Register
PIC24FV32KA304 family devices include several FBS F80000
features intended to maximize application flexibility and FGS F80004
reliability, and minimize cost through elimination of FOSCSEL F80006
external components. These are:
FOSC F80008
Flexible Configuration FWDT F8000A
Watchdog Timer (WDT)
FPOR F8000C
Code Protection
FICD F8000E
In-Circuit Serial Programming (ICSP)
FDS F80010
In-Circuit Emulation
REGISTER 26-1: FBS: BOOT SEGMENT CONFIGURATION REGISTER

U-0 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1
BSS2 BSS1 BSS0 BWRP
bit 7 bit 0
Legend:

bit 3-1 BSS<2:0>: Boot Segment Program Flash Code Protection bits
111 = No boot program Flash segment
011 = Reserved
110 = Standard security, boot program Flash segment starts at 200h, ends at 000AFEh
010 = High-security boot program Flash segment starts at 200h, ends at 000AFEh
101 = Standard security, boot program Flash segment starts at 200h, ends at 0015FEh(1)
001 = High-security, boot program Flash segment starts at 200h, ends at 0015FEh(1)
100 = Standard security; boot program Flash segment starts at 200h, ends at 002BFEh(1)
000 = High-security; boot program Flash segment starts at 200h, ends at 002BFEh(1)
bit 0 BWRP: Boot Segment Program Flash Write Protection bit
1 = Boot segment may be written
0 = Boot segment is write-protected
Note 1: This selection should not be used in PIC24FV16KA3XX devices.

REGISTER 26-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 R/C-1 R/C-1
GSS0 GWRP
bit 7 bit 0
Legend:
R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0

bit 1 GSS0: General Segment Code Flash Code Protection bit
1 = No protection
0 = Standard security is enabled
bit 0 GWRP: General Segment Code Flash Write Protection bit
1 = General segment may be written
0 = General segment is write-protected
REGISTER 26-3: FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1 R/P-1 R/P-1 U-0 U-0 R/P-1 R/P-1 R/P-1
IESO LPRCSEL SOSCSRC FNOSC2 FNOSC1 FNOSC0
bit 7 bit 0
Legend:
R = Readable bit P = Programmable bit U = Unimplemented bit, read as 0
bit 7 IESO: Internal External Switchover bit

1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
bit 6 LPRCSEL: Internal LPRC Oscillator Power Select bit
1 = High-Power/High-Accuracy mode
0 = Low-Power/Low-Accuracy mode
bit 5 SOSCSRC: Secondary Oscillator Clock Source Configuration bit
1 = SOSC analog crystal function is available on the SOSCI/SOSCO pins
0 = SOSC crystal is disabled; digital SCLKI function is selected on SOSCO pin
bit 2-0 FNOSC<2:0>: Oscillator Selection bits
000 = Fast RC Oscillator (FRC)
001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
110 = 500 kHz Low-Power FRC Oscillator with divide-by-N (LPFRCDIV)
111 = 8 MHz FRC Oscillator with divide-by-N (FRCDIV)

REGISTER 26-4: FOSC: OSCILLATOR CONFIGURATION REGISTER
R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1
FCKSM1 FCKSM0 SOSCSEL POSCFREQ1 POSCFREQ0 OSCIOFNC POSCMD1 POSCMD0
bit 7 bit 0
Legend:
bit 7-6 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits
1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
bit 5 SOSCSEL: Secondary Oscillator Power Selection Configuration bit
1 = Secondary oscillator is configured for high-power operation
0 = Secondary oscillator is configured for low-power operation
bit 4-3 POSCFREQ<1:0>: Primary Oscillator Frequency Range Configuration bits
11 = Primary oscillator/external clock input frequency is greater than 8 MHz
10 = Primary oscillator/external clock input frequency is between 100 kHz and 8 MHz
01 = Primary oscillator/external clock input frequency is less than 100 kHz
bit 2 OSCIOFNC: CLKO Enable Configuration bit
1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for
the External Clock mode (EC) for the CLKO to be active (POSCMD<1:0> = 11 or 00)
0 = CLKO output disabled
bit 1-0 POSCMD<1:0>: Primary Oscillator Configuration bits
11 = Primary Oscillator mode is disabled
10 = HS Oscillator mode is selected
01 = XT Oscillator mode is selected
00 = External Clock mode is selected

REGISTER 26-5: FWDT: WATCHDOG TIMER CONFIGURATION REGISTER
FWDTEN1 WINDIS FWDTEN0 FWPSA WDTPS3 WDTPS2 WDTPS1 WDTPS0
bit 7 bit 0
Legend:
bit 7,5 FWDTEN<1:0>: Watchdog Timer Enable bit

11 = WDT is enabled in hardware
10 = WDT is controlled with the SWDTEN bit setting
01 = WDT is enabled only while device is active; WDT is disabled in Sleep; SWDTEN bit is disabled
00 = WDT is disabled in hardware; SWDTEN bit is disabled
bit 6 WINDIS: Windowed Watchdog Timer Disable bit
1 = Standard WDT is selected; windowed WDT is disabled
0 = Windowed WDT is enabled; note that executing a CLRWDT instruction while the WDT is disabled in
hardware and software (FWDTEN<1:0> = 00 and RCON bit, SWDTEN = 0) will not cause a device
Reset
bit 4 FWPSA: WDT Prescaler bit
1 = WDT prescaler ratio of 1:128
0 = WDT prescaler ratio of 1:32
bit 3-0 WDTPS<3:0>: Watchdog Timer Postscale Select bits
1111 = 1:32,768
1110 = 1:16,384
1101 = 1:8,192
1100 = 1:4,096
1011 = 1:2,048
1010 = 1:1,024
1001 = 1:512
1000 = 1:256
0111 = 1:128
0110 = 1:64
0101 = 1:32
0100 = 1:16
0011 = 1:8
0010 = 1:4
0001 = 1:2
0000 = 1:1

REGISTER 26-6: FPOR: RESET CONFIGURATION REGISTER
MCLRE(2) BORV1(3) BORV0(3) I2C1SEL(1) PWRTEN LVRCFG(1) BOREN1 BOREN0
bit 7 bit 0
Legend:
bit 7 MCLRE: MCLR Pin Enable bit(2)

1 = MCLR pin is enabled; RA5 input pin is disabled
0 = RA5 input pin is enabled; MCLR is disabled
bit 6-5 BORV<1:0>: Brown-out Reset Enable bits(3)
11 = Brown-out Reset set to lowest voltage
10 = Brown-out Reset
01 = Brown-out Reset set to highest voltage
00 = Downside protection on POR is enabled zero-power is selected
bit 4 I2C1SEL: Alternate I2C1 Pin Mapping bit(1)
1 = Default location for SCL1/SDA1 pins
0 = Alternate location for SCL1/SDA1 pins
bit 3 PWRTEN: Power-up Timer Enable bit
1 = PWRT is enabled
0 = PWRT is disabled
bit 2 LVRCFG: Low-Voltage Regulator Configuration bit(1)
1 = Low-voltage regulator is not available
0 = Low-voltage regulator is available and controlled by the LVREN bit (RCON<12>) during Sleep
bit 1-0 BOREN<1:0>: Brown-out Reset Enable bits
11 = Brown-out Reset is enabled in hardware; SBOREN bit is disabled
10 = Brown-out Reset is enabled only while device is active and disabled in Sleep; SBOREN bit is disabled
01 = Brown-out Reset is controlled with the SBOREN bit setting
00 = Brown-out Reset is disabled in hardware; SBOREN bit is disabled
Note 1: This setting only applies to the FV devices. This bit is reserved and should be maintained as 1 on F
devices.
2: The MCLRE fuse can only be changed when using the VPP-Based ICSP mode entry. This prevents a
user from accidentally locking out the device from the low-voltage test entry.
3: Refer to Section 29.0 Electrical Characteristics for BOR voltages.

REGISTER 26-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER
R/P-1 U-0 U-0 U-0 U-0 U-0 R/P-1 R/P-1
DEBUG FICD1 FICD0
bit 7 bit 0
Legend:
bit 7 DEBUG: Background Debugger Enable bit

1 = Background debugger is disabled
0 = Background debugger functions are enabled
bit 1-0 FICD<1:0:> ICD Pin Select bits
11 = PGEC1/PGED1 are used for programming and debugging the device

REGISTER 26-8: FDS: DEEP SLEEP CONFIGURATION REGISTER
R/P-1 R/P-1 U-0 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1
DSWDTEN DSBOREN DSWDTOSC DSWDTPS3 DSWDTPS2 DSWDTPS1 DSWDTPS0
bit 7 bit 0
Legend:
bit 7 DSWDTEN: Deep Sleep Watchdog Timer Enable bit

1 = DSWDT is enabled
0 = DSWDT is disabled
bit 6 DSBOREN: Deep Sleep/Low-Power BOR Enable bit
(does not affect operation in non Deep Sleep modes)
1 = Deep Sleep BOR is enabled in Deep Sleep
0 = Deep Sleep BOR is disabled in Deep Sleep
bit 4 DSWDTOSC: DSWDT Reference Clock Select bit
1 = DSWDT uses LPRC as reference clock
0 = DSWDT uses SOSC as reference clock
bit 3-0 DSWDTPS<3:0>: Deep Sleep Watchdog Timer Postscale Select bits
The DSWDT prescaler is 32; this creates an approximate base time unit of 1 ms.
1111 = 1:2,147,483,648 (25.7 days) nominal
1110 = 1:536,870,912 (6.4 days) nominal
1101 = 1:134,217,728 (38.5 hours) nominal
1100 = 1:33,554,432 (9.6 hours) nominal
1011 = 1:8,388,608 (2.4 hours) nominal
1010 = 1:2,097,152 (36 minutes) nominal
1001 = 1:524,288 (9 minutes) nominal
1000 = 1:131,072 (135 seconds) nominal
0111 = 1:32,768 (34 seconds) nominal
0110 = 1:8,192 (8.5 seconds) nominal
0101 = 1:2,048 (2.1 seconds) nominal
0100 = 1:512 (528 ms) nominal
0011 = 1:128 (132 ms) nominal
0010 = 1:32 (33 ms) nominal
0001 = 1:8 (8.3 ms) nominal
0000 = 1:2 (2.1 ms) nominal

REGISTER 26-9: DEVID: DEVICE ID REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 23 bit 16
R R R R R R R R
FAMID7 FAMID6 FAMID5 FAMID4 FAMID3 FAMID2 FAMID1 FAMID0
bit 15 bit 8
R R R R R R R R
DEV7 DEV6 DEV5 DEV4 DEV3 DEV2 DEV1 DEV0
bit 7 bit 0
Legend:

bit 15-8 FAMID<7:0>: Device Family Identifier bits
01000101 = PIC24FV32KA304 family
bit 7-0 DEV<7:0>: Individual Device Identifier bits
00010111 = PIC24FV32KA304
00000111 = PIC24FV16KA304
00010011 = PIC24FV32KA302
00000011 = PIC24FV16KA302
00011001 = PIC24FV32KA301
00001001 = PIC24FV16KA301
00010110 = PIC24F32KA304
00000110 = PIC24F16KA304
00010010 = PIC24F32KA302
00000010 = PIC24F16KA302
00011000 = PIC24F32KA301
00001000 = PIC24F16KA301

REGISTER 26-10: DEVREV: DEVICE REVISION REGISTER
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 23 bit 16
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

bit 15 bit 8
U-0 U-0 U-0 U-0 R R R R

REV3 REV2 REV1 REV0
bit 7 bit 0
Legend:

bit 3-0 REV<3:0>: Minor Revision Identifier bits

26.2 On-Chip Voltage Regulator FIGURE 26-1: CONNECTIONS FOR THE
ON-CHIP REGULATOR
All of the PIC24FV32KA304 family of devices power
their core digital logic at a nominal 3.0V. This may Regulator Enabled:
create an issue for designs that are required to operate 5.0V
at a higher typical voltage, as high as 5.0V. To simplify PIC24FV32KA304
system design, all devices in the FV family incorpo- VDD
rate an on-chip regulator that allows the device to run
its core logic from VDD.
The regulator is always enabled and provides power to VCAP
the core from the other VDD pins. A low-ESR capacitor CEFC
(10 F typ) VSS
(such as ceramic) must be connected to the VCAP pin
(Figure 26-1). This helps to maintain the stability of the
regulator. The recommended value for the filter capac-
itor is provided in Section 29.1 DC Characteristics. Note 1: These are typical operating voltages. Refer to
In all of the PIC24FJ64GA family of devices, the Section 29.0 Electrical Characteristics for
regulator is disabled. the full operating ranges of VDD and VDDCORE.
For the F devices, the VDDCORE and VDD pins are

internally tied together to operate at an overall lower 26.2.2 ON-CHIP REGULATOR AND POR
allowable voltage range (1.8-3.6V). Refer to Figure 26-1
for possible configurations. For PIC24FV32KA304 devices, it takes approximately
1 s for it to generate output. During this time, desig-
26.2.1 VOLTAGE REGULATOR TRACKING nated as TPM, code execution is disabled. TPM is
MODE AND LOW-VOLTAGE applied every time the device resumes operation after
DETECTION any power-down, including Sleep mode.
For all PIC24FV32KA304 devices, the on-chip regula- 26.3 Watchdog Timer (WDT)
tor provides a constant voltage of 3.0V nominal to the
digital core logic. The regulator can provide this level For the PIC24FV32KA304 family of devices, the WDT
from a VDD of about 3.0V, all the way up to the devices is driven by the LPRC oscillator. When the WDT is
VDDMAX. It does not have the capability to boost VDD enabled, the clock source is also enabled.
levels below 3.0V. In order to prevent brown out con- The nominal WDT clock source from LPRC is 31 kHz.
ditions when the voltage drops too low for the regulator, This feeds a prescaler that can be configured for either
the regulator enters Tracking mode. In Tracking mode, 5-bit (divide-by-32) or 7-bit (divide-by-128) operation.
the regulator output follows VDD with a typical voltage The prescaler is set by the FWPSA Configuration bit.
drop of 100 mV. With a 31 kHz input, the prescaler yields a nominal
When the device enters Tracking mode, it is no longer WDT time-out period (TWDT) of 1 ms in 5-bit mode or
possible to operate at full speed. To provide information 4 ms in 7-bit mode.
about when the device enters Tracking mode, the A variable postscaler divides down the WDT prescaler
on-chip regulator includes a simple, High/Low-Voltage output and allows for a wide range of time-out periods.
Detect (HLVD) circuit. When VDD drops below full-speed The postscaler is controlled by the Configuration bits,
operating voltage, the circuit sets the High/Low-Voltage WDTPS<3:0> (FWDT<3:0>), which allow the selection
Detect Interrupt Flag, HLVDIF (IFS4<8>). This can be of a total of 16 settings, from 1:1 to 1:32,768. Using the
used to generate an interrupt and put the application into prescaler and postscaler time-out periods, ranging
a low-power operational mode or trigger an orderly from 1 ms to 131 seconds, can be achieved.
shutdown. High/Low-Voltage Detection is only available
for FV parts.

The WDT, prescaler and postscaler are reset: 26.3.1 WINDOWED OPERATION
On any device Reset The Watchdog Timer has an optional Fixed Window
On the completion of a clock switch, whether mode of operation. In this Windowed mode, CLRWDT
invoked by software (i.e., setting the OSWEN bit instructions can only reset the WDT during the last 1/4
after changing the NOSC bits) or by hardware of the programmed WDT period. A CLRWDT instruction
(i.e., Fail-Safe Clock Monitor) executed before that window causes a WDT Reset,
When a PWRSAV instruction is executed similar to a WDT time-out.
(i.e., Sleep or Idle mode is entered) Windowed WDT mode is enabled by programming the
When the device exits Sleep or Idle mode to Configuration bit, WINDIS (FWDT<6>), to 0.
resume normal operation
By a CLRWDT instruction during normal execution 26.3.2 CONTROL REGISTER
If the WDT is enabled in hardware (FWDTEN<1:0> = 11), The WDT is enabled or disabled by the FWDTEN<1:0>
it will continue to run during Sleep or Idle modes. When Configuration bits. When both the FWDTEN<1:0> Con-
the WDT time-out occurs, the device will wake and code figuration bits are set, the WDT is always enabled.
execution will continue from where the PWRSAV
The WDT can be optionally controlled in software when
instruction was executed. The corresponding SLEEP or
the FWDTEN<1:0> Configuration bits have been pro-
IDLE bits (RCON<3:2>) will need to be cleared in
grammed to 10. The WDT is enabled in software by
software after the device wakes up.
setting the SWDTEN control bit (RCON<5>). The
The WDT Flag bit, WDTO (RCON<4>), is not SWDTEN control bit is cleared on any device Reset.
automatically cleared following a WDT time-out. To The software WDT option allows the user to enable the
detect subsequent WDT events, the flag must be WDT for critical code segments, and disable the WDT
cleared in software. during non-critical segments, for maximum power sav-
ings. When the FWTEN<1:0> bits are set to 01, the
Note: The CLRWDT and PWRSAV instructions
WDT is enabled only in Run and Idle modes, and is dis-
clear the prescaler and postscaler counts
abled in Sleep. Software control of the WDT SWDTEN
when executed.
bit (RCON<5>) is disabled with this setting.
FIGURE 26-2: WDT BLOCK DIAGRAM
SWDTEN
LPRC Control
FWDTEN Wake from Sleep
FWPSA WDTPS<3:0>
Prescaler WDT Postscaler WDT Overflow

LPRC Input (5-Bit/7-Bit) Counter 1:1 to 1:32.768 Reset
31 kHz 1 ms/4 ms
All Device Resets
Transition to
New Clock Source
Exit Sleep or
Idle Mode
CLRWDT Instr.
PWRSAV Instr.
Sleep or Idle Mode

26.4 Deep Sleep Watchdog Timer 26.6 In-Circuit Serial Programming
(DSWDT) PIC24FV32KA304 family microcontrollers can be
In PIC24FV32KA304 family devices, in addition to the serially programmed while in the end application circuit.
WDT module, a DSWDT module is present which runs This is simply done with two lines for clock (PGECx)
while the device is in Deep Sleep, if enabled. It is and data (PGEDx) and three other lines for power,
driven by either the SOSC or LPRC oscillator. The ground and the programming voltage. This allows
clock source is selected by the Configuration bit, customers to manufacture boards with unprogrammed
DSWCKSEL (FDS<4>). devices and then program the microcontroller just
before shipping the product. This also allows the most
The DSWDT can be configured to generate a time-out
recent firmware or a custom firmware to be
at 2.1 ms to 25.7 days by selecting the respective
programmed.
postscaler. The postscaler can be selected by the
Configuration bits, DSWDTPS<3:0> (FDS<3:0>).
When the DSWDT is enabled, the clock source is also 26.7 In-Circuit Debugger
enabled. When MPLAB ICD 3, MPLAB REAL ICE or
DSWDT is one of the sources that can wake-up the PICkit 3 is selected as a debugger, the in-circuit
device from Deep Sleep mode. debugging functionality is enabled. This function allows
simple debugging functions when used with
26.5 Program Verification and MPLAB IDE. Debugging functionality is controlled
through the PGECx and PGEDx pins.
Code Protection
To use the in-circuit debugger function of the device,
For all devices in the PIC24FV32KA304 family, code the design must implement ICSP connections to
protection for the boot segment is controlled by the MCLR, VDD, VSS, PGECx, PGEDx and the pin pair. In
Configuration bit, BSS0, and the general segment by addition, when the feature is enabled, some of the
the Configuration bit, GSS0. These bits inhibit external resources are not available for general use. These
reads and writes to the program memory space This resources include the first 80 bytes of data RAM and
has no direct effect in normal execution mode. two I/O pins.
Write protection is controlled by bit, BWRP, for the boot
segment and bit, GWRP, for the general segment in the
Configuration Word. When these bits are programmed
to 0, internal write and erase operations to program
memory are blocked.

27.0 DEVELOPMENT SUPPORT 27.1 MPLAB Integrated Development
Environment Software
The PIC microcontrollers and dsPIC digital signal
controllers are supported with a full range of software The MPLAB IDE software brings an ease of software
and hardware development tools: development previously unseen in the 8/16/32-bit
Integrated Development Environment microcontroller market. The MPLAB IDE is a Windows
operating system-based application that contains:
- MPLAB IDE Software
Compilers/Assemblers/Linkers A single graphical interface to all debugging tools
- MPLAB C Compiler for Various Device - Simulator
Families - Programmer (sold separately)
- HI-TECH C for Various Device Families - In-Circuit Emulator (sold separately)
- MPASMTM Assembler - In-Circuit Debugger (sold separately)
- MPLINKTM Object Linker/ A full-featured editor with color-coded context
MPLIBTM Object Librarian A multiple project manager
- MPLAB Assembler/Linker/Librarian for Customizable data windows with direct edit of
Various Device Families contents
Simulators High-level source code debugging
- MPLAB SIM Software Simulator Mouse over variable inspection
Emulators Drag and drop variables from source to watch
- MPLAB REAL ICE In-Circuit Emulator windows
In-Circuit Debuggers Extensive on-line help
- MPLAB ICD 3 Integration of select third party tools, such as
- PICkit 3 Debug Express IAR C Compilers
Device Programmers The MPLAB IDE allows you to:
- PICkit 2 Programmer Edit your source files (either C or assembly)
- MPLAB PM3 Device Programmer One-touch compile or assemble, and download to
Low-Cost Demonstration/Development Boards, emulator and simulator tools (automatically
Evaluation Kits, and Starter Kits updates all project information)
Debug using:
- Source files (C or assembly)
- Mixed C and assembly
- Machine code
MPLAB IDE supports multiple debugging tools in a
single development paradigm, from the cost-effective
simulators, through low-cost in-circuit debuggers, to
full-featured emulators. This eliminates the learning
curve when upgrading to tools with increased flexibility
and power.

27.2 MPLAB C Compilers for Various 27.5 MPLINK Object Linker/
Device Families MPLIB Object Librarian
The MPLAB C Compiler code development systems The MPLINK Object Linker combines relocatable
are complete ANSI C compilers for Microchips PIC18, objects created by the MPASM Assembler and the
PIC24 and PIC32 families of microcontrollers and the MPLAB C18 C Compiler. It can link relocatable objects
dsPIC30 and dsPIC33 families of digital signal control- from precompiled libraries, using directives from a
lers. These compilers provide powerful integration linker script.
capabilities, superior code optimization and ease of The MPLIB Object Librarian manages the creation and
use. modification of library files of precompiled code. When
For easy source level debugging, the compilers provide a routine from a library is called from a source file, only
symbol information that is optimized to the MPLAB IDE the modules that contain that routine will be linked in
debugger. with the application. This allows large libraries to be
used efficiently in many different applications.
27.3 HI-TECH C for Various Device The object linker/library features include:
Families Efficient linking of single libraries instead of many
The HI-TECH C Compiler code development systems smaller files
are complete ANSI C compilers for Microchips PIC Enhanced code maintainability by grouping
family of microcontrollers and the dsPIC family of digital related modules together
signal controllers. These compilers provide powerful Flexible creation of libraries with easy module
integration capabilities, omniscient code generation listing, replacement, deletion and extraction
and ease of use.
For easy source level debugging, the compilers provide 27.6 MPLAB Assembler, Linker and
symbol information that is optimized to the MPLAB IDE Librarian for Various Device
debugger. Families
The compilers include a macro assembler, linker, pre-
MPLAB Assembler produces relocatable machine
processor, and one-step driver, and can run on multiple
code from symbolic assembly language for PIC24,
platforms.
PIC32 and dsPIC devices. MPLAB C Compiler uses
the assembler to produce its object file. The assembler
27.4 MPASM Assembler generates relocatable object files that can then be
The MPASM Assembler is a full-featured, universal archived or linked with other relocatable object files and
macro assembler for PIC10/12/16/18 MCUs. archives to create an executable file. Notable features
of the assembler include:
The MPASM Assembler generates relocatable object
files for the MPLINK Object Linker, Intel standard HEX Support for the entire device instruction set
files, MAP files to detail memory usage and symbol Support for fixed-point and floating-point data
reference, absolute LST files that contain source lines Command line interface
and generated machine code and COFF files for Rich directive set
debugging.
Flexible macro language
The MPASM Assembler features include: MPLAB IDE compatibility
Integration into MPLAB IDE projects
User-defined macros to streamline
assembly code
Conditional assembly for multi-purpose
source files
Directives that allow complete control over the
assembly process

27.7 MPLAB SIM Software Simulator 27.9 MPLAB ICD 3 In-Circuit Debugger
The MPLAB SIM Software Simulator allows code
System
development in a PC-hosted environment by simulat- MPLAB ICD 3 In-Circuit Debugger System is Micro-
ing the PIC MCUs and dsPIC DSCs on an instruction chips most cost effective high-speed hardware
level. On any given instruction, the data areas can be debugger/programmer for Microchip Flash Digital Sig-
examined or modified and stimuli can be applied from nal Controller (DSC) and microcontroller (MCU)
a comprehensive stimulus controller. Registers can be devices. It debugs and programs PIC Flash microcon-
logged to files for further run-time analysis. The trace trollers and dsPIC DSCs with the powerful, yet easy-
buffer and logic analyzer display extend the power of to-use graphical user interface of MPLAB Integrated
the simulator to record and track program execution, Development Environment (IDE).
actions on I/O, most peripherals and internal registers.
The MPLAB ICD 3 In-Circuit Debugger probe is con-
The MPLAB SIM Software Simulator fully supports nected to the design engineers PC using a high-speed
symbolic debugging using the MPLAB C Compilers, USB 2.0 interface and is connected to the target with a
and the MPASM and MPLAB Assemblers. The soft- connector compatible with the MPLAB ICD 2 or MPLAB
ware simulator offers the flexibility to develop and REAL ICE systems (RJ-11). MPLAB ICD 3 supports all
debug code outside of the hardware laboratory envi- MPLAB ICD 2 headers.
ronment, making it an excellent, economical software
development tool. 27.10 PICkit 3 In-Circuit Debugger/
Programmer and
27.8 MPLAB REAL ICE In-Circuit
PICkit 3 Debug Express
Emulator System
The MPLAB PICkit 3 allows debugging and program-
MPLAB REAL ICE In-Circuit Emulator System is ming of PIC and dsPIC Flash microcontrollers at a
Microchips next generation high-speed emulator for most affordable price point using the powerful graphical
Microchip Flash DSC and MCU devices. It debugs and user interface of the MPLAB Integrated Development
programs PIC Flash MCUs and dsPIC Flash DSCs Environment (IDE). The MPLAB PICkit 3 is connected
with the easy-to-use, powerful graphical user interface of to the design engineers PC using a full speed USB
the MPLAB Integrated Development Environment (IDE), interface and can be connected to the target via an
included with each kit. Microchip debug (RJ-11) connector (compatible with
The emulator is connected to the design engineers PC MPLAB ICD 3 and MPLAB REAL ICE). The connector
using a high-speed USB 2.0 interface and is connected uses two device I/O pins and the reset line to imple-
to the target with either a connector compatible with in- ment in-circuit debugging and In-Circuit Serial Pro-
circuit debugger systems (RJ11) or with the new high- gramming.
speed, noise tolerant, Low-Voltage Differential Signal The PICkit 3 Debug Express include the PICkit 3, demo
(LVDS) interconnection (CAT5). board and microcontroller, hookup cables and CDROM
The emulator is field upgradable through future firmware with users guide, lessons, tutorial, compiler and
downloads in MPLAB IDE. In upcoming releases of MPLAB IDE software.
MPLAB IDE, new devices will be supported, and new
features will be added. MPLAB REAL ICE offers
significant advantages over competitive emulators
including low-cost, full-speed emulation, run-time
variable watches, trace analysis, complex breakpoints, a
ruggedized probe interface and long (up to three meters)
interconnection cables.

27.11 PICkit 2 Development 27.13 Demonstration/Development
Programmer/Debugger and Boards, Evaluation Kits, and
PICkit 2 Debug Express Starter Kits
The PICkit 2 Development Programmer/Debugger is A wide variety of demonstration, development and
a low-cost development tool with an easy to use inter- evaluation boards for various PIC MCUs and dsPIC
face for programming and debugging Microchips Flash DSCs allows quick application development on fully func-
families of microcontrollers. The full featured tional systems. Most boards include prototyping areas for
Windows programming interface supports baseline adding custom circuitry and provide application firmware
(PIC10F, PIC12F5xx, PIC16F5xx), midrange and source code for examination and modification.
(PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, The boards support a variety of features, including LEDs,
dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit temperature sensors, switches, speakers, RS-232
microcontrollers, and many Microchip Serial EEPROM interfaces, LCD displays, potentiometers and additional
products. With Microchips powerful MPLAB Integrated EEPROM memory.
Development Environment (IDE) the PICkit 2
enables in-circuit debugging on most PIC microcon- The demonstration and development boards can be
trollers. In-Circuit-Debugging runs, halts and single used in teaching environments, for prototyping custom
steps the program while the PIC microcontroller is circuits and for learning about various microcontroller
embedded in the application. When halted at a break- applications.
point, the file registers can be examined and modified. In addition to the PICDEM and dsPICDEM demon-
The PICkit 2 Debug Express include the PICkit 2, demo stration/development board series of circuits, Microchip
board and microcontroller, hookup cables and CDROM has a line of evaluation kits and demonstration software
with users guide, lessons, tutorial, compiler and for analog filter design, KEELOQ security ICs, CAN,
MPLAB IDE software. IrDA, PowerSmart battery management, SEEVAL
evaluation system, Sigma-Delta ADC, flow rate
sensing, plus many more.
27.12 MPLAB PM3 Device Programmer
Also available are starter kits that contain everything
The MPLAB PM3 Device Programmer is a universal, needed to experience the specified device. This usually
CE compliant device programmer with programmable includes a single application and debug capability, all
voltage verification at VDDMIN and VDDMAX for on one board.
maximum reliability. It features a large LCD display
(128 x 64) for menus and error messages and a modu- Check the Microchip web page (www.microchip.com)
lar, detachable socket assembly to support various for the complete list of demonstration, development
package types. The ICSP cable assembly is included and evaluation kits.
as a standard item. In Stand-Alone mode, the MPLAB
PM3 Device Programmer can read, verify and program
PIC devices without a PC connection. It can also set
code protection in this mode. The MPLAB PM3
connects to the host PC via an RS-232 or USB cable.
The MPLAB PM3 has high-speed communications and
optimized algorithms for quick programming of large
memory devices and incorporates an MMC card for file
storage and data applications.

28.0 INSTRUCTION SET SUMMARY The literal instructions that involve data movement may
use some of the following operands:
Note: This chapter is a brief summary of the A literal value to be loaded into a W register or file
PIC24F instruction set architecture and is register (specified by the value of k)
not intended to be a comprehensive
The W register or file register where the literal
reference source.
value is to be loaded (specified by Wb or f)
The PIC24F instruction set adds many enhancements However, literal instructions that involve arithmetic or
to the previous PIC MCU instruction sets, while logical operations use some of the following operands:
maintaining an easy migration from previous PIC MCU
The first source operand, which is a register Wb
instruction sets. Most instructions are a single program
without any address modifier
memory word. Only three instructions require two
program memory locations. The second source operand, which is a literal
value
Each single-word instruction is a 24-bit word divided
The destination of the result (only if not the same
into an 8-bit opcode, which specifies the instruction
as the first source operand), which is typically a
type and one or more operands, which further specify
register Wd with or without an address modifier
the operation of the instruction. The instruction set is
highly orthogonal and is grouped into four basic The control instructions may use some of the following
categories: operands:
Word or byte-oriented operations A program memory address
Bit-oriented operations The mode of the table read and table write
Literal operations instructions
Control operations All instructions are a single word, except for certain
double-word instructions, which were made
Table 28-1 lists the general symbols used in describing
double-word instructions so that all of the required
the instructions. The PIC24F instruction set summary
information is available in these 48 bits. In the second
in Table 28-2 lists all the instructions, along with the
word, the 8 MSbs are 0s. If this second word is
status flags affected by each instruction.
executed as an instruction (by itself), it will execute as
Most word or byte-oriented W register instructions a NOP.
(including barrel shift instructions) have three
Most single-word instructions are executed in a single
operands:
instruction cycle, unless a conditional test is true or the
The first source operand, which is typically a Program Counter (PC) is changed as a result of the
register Wb without any address modifier instruction. In these cases, the execution takes two
The second source operand, which is typically a instruction cycles, with the additional instruction
register Ws with or without an address modifier cycle(s) executed as a NOP. Notable exceptions are the
The destination of the result, which is typically a BRA (unconditional/computed branch), indirect
register Wd with or without an address modifier CALL/GOTO, all table reads and writes, and
RETURN/RETFIE instructions, which are single-word
However, word or byte-oriented file register instructions
instructions but take two or three cycles.
have two operands:
Certain instructions that involve skipping over the
The file register specified by the value, f
subsequent instruction require either two or three
The destination, which could either be the file cycles if the skip is performed, depending on whether
register, f, or the W0 register, which is denoted the instruction being skipped is a single-word or
as WREG two-word instruction. Moreover, double-word moves
Most bit-oriented instructions (including simple require two cycles. The double-word instructions
rotate/shift instructions) have two operands: execute in two instruction cycles.
The W register (with or without an address
modifier) or file register (specified by the value of
Ws or f)
The bit in the W register or file register (specified
by a literal value or indirectly by the contents of
register Wb)

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS
Field Description
#text Means literal defined by text

(text) Means content of text
[text] Means the location addressed by text
{ } Optional field or operation
<n:m> Register bit field
.b Byte mode selection
.d Double-Word mode selection
.S Shadow register select
.w Word mode selection (default)
bit4 4-bit bit selection field (used in word addressed instructions) {0...15}
C, DC, N, OV, Z MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr Absolute address, label or expression (resolved by the linker)
f File register address {0000h...1FFFh}
lit1 1-bit unsigned literal {0,1}
lit4 4-bit unsigned literal {0...15}
lit10 10-bit unsigned literal {0...255} for Byte mode, {0:1023} for Word mode
lit23 23-bit unsigned literal {0...8388608}; LSB must be 0
None Field does not require an entry, may be blank
PC Program Counter
Slit10 10-bit signed literal {-512...511}
Wb Base W register {W0..W15}
Wd Destination W register { Wd, [Wd], [Wd++], [Wd--], [++Wd], [--Wd] }
Wdo Destination W register
{ Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] }
Wm,Wn Dividend, Divisor working register pair (direct addressing)
Wn One of 16 working registers {W0..W15}
Wnd One of 16 destination working registers {W0..W15}
Wns One of 16 source working registers {W0..W15}
WREG W0 (working register used in File register instructions)
Ws Source W register { Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws] }
Wso Source W register { Wns, [Wns], [Wns++], [Wns--], [++Wns], [--Wns], [Wns+Wb] }

TABLE 28-2: INSTRUCTION SET OVERVIEW
Assembly # of # of Status Flags
Assembly Syntax Description
Mnemonic Words Cycles Affected
ADD ADD f f = f + WREG 1 1 C, DC, N, OV, Z

ADD f,WREG WREG = f + WREG 1 1 C, DC, N, OV, Z
ADD #lit10,Wn Wd = lit10 + Wd 1 1 C, DC, N, OV, Z
ADD Wb,Ws,Wd Wd = Wb + Ws 1 1 C, DC, N, OV, Z
ADD Wb,#lit5,Wd Wd = Wb + lit5 1 1 C, DC, N, OV, Z
ADDC ADDC f f = f + WREG + (C) 1 1 C, DC, N, OV, Z
ADDC f,WREG WREG = f + WREG + (C) 1 1 C, DC, N, OV, Z
ADDC #lit10,Wn Wd = lit10 + Wd + (C) 1 1 C, DC, N, OV, Z
ADDC Wb,Ws,Wd Wd = Wb + Ws + (C) 1 1 C, DC, N, OV, Z
ADDC Wb,#lit5,Wd Wd = Wb + lit5 + (C) 1 1 C, DC, N, OV, Z
AND AND f f = f .AND. WREG 1 1 N, Z
AND f,WREG WREG = f .AND. WREG 1 1 N, Z
AND #lit10,Wn Wd = lit10 .AND. Wd 1 1 N, Z
AND Wb,Ws,Wd Wd = Wb .AND. Ws 1 1 N, Z
AND Wb,#lit5,Wd Wd = Wb .AND. lit5 1 1 N, Z
ASR ASR f f = Arithmetic Right Shift f 1 1 C, N, OV, Z
ASR f,WREG WREG = Arithmetic Right Shift f 1 1 C, N, OV, Z
ASR Ws,Wd Wd = Arithmetic Right Shift Ws 1 1 C, N, OV, Z
ASR Wb,Wns,Wnd Wnd = Arithmetic Right Shift Wb by Wns 1 1 N, Z
ASR Wb,#lit5,Wnd Wnd = Arithmetic Right Shift Wb by lit5 1 1 N, Z
BCLR BCLR f,#bit4 Bit Clear f 1 1 None
BCLR Ws,#bit4 Bit Clear Ws 1 1 None
BRA BRA C,Expr Branch if Carry 1 1 (2) None
BRA GE,Expr Branch if Greater than or Equal 1 1 (2) None
BRA GEU,Expr Branch if Unsigned Greater than or Equal 1 1 (2) None
BRA GT,Expr Branch if Greater than 1 1 (2) None
BRA GTU,Expr Branch if Unsigned Greater than 1 1 (2) None
BRA LE,Expr Branch if Less than or Equal 1 1 (2) None
BRA LEU,Expr Branch if Unsigned Less than or Equal 1 1 (2) None
BRA LT,Expr Branch if Less than 1 1 (2) None
BRA LTU,Expr Branch if Unsigned Less than 1 1 (2) None
BRA N,Expr Branch if Negative 1 1 (2) None
BRA NC,Expr Branch if Not Carry 1 1 (2) None
BRA NN,Expr Branch if Not Negative 1 1 (2) None
BRA NOV,Expr Branch if Not Overflow 1 1 (2) None
BRA NZ,Expr Branch if Not Zero 1 1 (2) None
BRA OV,Expr Branch if Overflow 1 1 (2) None
BRA Expr Branch Unconditionally 1 2 None
BRA Z,Expr Branch if Zero 1 1 (2) None
BRA Wn Computed Branch 1 2 None
BSET BSET f,#bit4 Bit Set f 1 1 None
BSET Ws,#bit4 Bit Set Ws 1 1 None
BSW BSW.C Ws,Wb Write C bit to Ws<Wb> 1 1 None
BSW.Z Ws,Wb Write Z bit to Ws<Wb> 1 1 None
BTG BTG f,#bit4 Bit Toggle f 1 1 None
BTG Ws,#bit4 Bit Toggle Ws 1 1 None
BTSC BTSC f,#bit4 Bit Test f, Skip if Clear 1 1 None
(2 or 3)
BTSC Ws,#bit4 Bit Test Ws, Skip if Clear 1 1 None
(2 or 3)

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)
BTSS BTSS f,#bit4 Bit Test f, Skip if Set 1 1 None

(2 or 3)
BTSS Ws,#bit4 Bit Test Ws, Skip if Set 1 1 None
(2 or 3)
BTST BTST f,#bit4 Bit Test f 1 1 Z
BTST.C Ws,#bit4 Bit Test Ws to C 1 1 C
BTST.Z Ws,#bit4 Bit Test Ws to Z 1 1 Z
BTST.C Ws,Wb Bit Test Ws<Wb> to C 1 1 C
BTST.Z Ws,Wb Bit Test Ws<Wb> to Z 1 1 Z
BTSTS BTSTS f,#bit4 Bit Test then Set f 1 1 Z
BTSTS.C Ws,#bit4 Bit Test Ws to C, then Set 1 1 C
BTSTS.Z Ws,#bit4 Bit Test Ws to Z, then Set 1 1 Z
CALL CALL lit23 Call Subroutine 2 2 None
CALL Wn Call Indirect Subroutine 1 2 None
CLR CLR f f = 0x0000 1 1 None
CLR WREG WREG = 0x0000 1 1 None
CLR Ws Ws = 0x0000 1 1 None
CLRWDT CLRWDT Clear Watchdog Timer 1 1 WDTO, Sleep
COM COM f f=f 1 1 N, Z
COM f,WREG WREG = f 1 1 N, Z
COM Ws,Wd Wd = Ws 1 1 N, Z
CP CP f Compare f with WREG 1 1 C, DC, N, OV, Z
CP Wb,#lit5 Compare Wb with lit5 1 1 C, DC, N, OV, Z
CP Wb,Ws Compare Wb with Ws (Wb Ws) 1 1 C, DC, N, OV, Z
CP0 CP0 f Compare f with 0x0000 1 1 C, DC, N, OV, Z
CP0 Ws Compare Ws with 0x0000 1 1 C, DC, N, OV, Z
CPB CPB f Compare f with WREG, with Borrow 1 1 C, DC, N, OV, Z
CPB Wb,#lit5 Compare Wb with lit5, with Borrow 1 1 C, DC, N, OV, Z
CPB Wb,Ws Compare Wb with Ws, with Borrow 1 1 C, DC, N, OV, Z
(Wb Ws C)
CPSEQ CPSEQ Wb,Wn Compare Wb with Wn, Skip if = 1 1 None
(2 or 3)
CPSGT CPSGT Wb,Wn Compare Wb with Wn, Skip if > 1 1 None
(2 or 3)
CPSLT CPSLT Wb,Wn Compare Wb with Wn, Skip if < 1 1 None
(2 or 3)
CPSNE CPSNE Wb,Wn Compare Wb with Wn, Skip if 1 1 None
(2 or 3)
DAW DAW Wn Wn = Decimal Adjust Wn 1 1 C
DEC DEC f f = f 1 1 1 C, DC, N, OV, Z
DEC f,WREG WREG = f 1 1 1 C, DC, N, OV, Z
DEC Ws,Wd Wd = Ws 1 1 1 C, DC, N, OV, Z
DEC2 DEC2 f f=f2 1 1 C, DC, N, OV, Z
DEC2 f,WREG WREG = f 2 1 1 C, DC, N, OV, Z
DEC2 Ws,Wd Wd = Ws 2 1 1 C, DC, N, OV, Z
DISI DISI #lit14 Disable Interrupts for k Instruction Cycles 1 1 None
DIV DIV.SW Wm,Wn Signed 16/16-bit Integer Divide 1 18 N, Z, C, OV
DIV.SD Wm,Wn Signed 32/16-bit Integer Divide 1 18 N, Z, C, OV
DIV.UW Wm,Wn Unsigned 16/16-bit Integer Divide 1 18 N, Z, C, OV
DIV.UD Wm,Wn Unsigned 32/16-bit Integer Divide 1 18 N, Z, C, OV
EXCH EXCH Wns,Wnd Swap Wns with Wnd 1 1 None
FF1L FF1L Ws,Wnd Find First One from Left (MSb) Side 1 1 C
FF1R FF1R Ws,Wnd Find First One from Right (LSb) Side 1 1 C

GOTO GOTO Expr Go to Address 2 2 None

GOTO Wn Go to Indirect 1 2 None
INC INC f f=f+1 1 1 C, DC, N, OV, Z
INC f,WREG WREG = f + 1 1 1 C, DC, N, OV, Z
INC Ws,Wd Wd = Ws + 1 1 1 C, DC, N, OV, Z
INC2 INC2 f f=f+2 1 1 C, DC, N, OV, Z
INC2 f,WREG WREG = f + 2 1 1 C, DC, N, OV, Z
INC2 Ws,Wd Wd = Ws + 2 1 1 C, DC, N, OV, Z
IOR IOR f f = f .IOR. WREG 1 1 N, Z
IOR f,WREG WREG = f .IOR. WREG 1 1 N, Z
IOR #lit10,Wn Wd = lit10 .IOR. Wd 1 1 N, Z
IOR Wb,Ws,Wd Wd = Wb .IOR. Ws 1 1 N, Z
IOR Wb,#lit5,Wd Wd = Wb .IOR. lit5 1 1 N, Z
LNK LNK #lit14 Link Frame Pointer 1 1 None
LSR LSR f f = Logical Right Shift f 1 1 C, N, OV, Z
LSR f,WREG WREG = Logical Right Shift f 1 1 C, N, OV, Z
LSR Ws,Wd Wd = Logical Right Shift Ws 1 1 C, N, OV, Z
LSR Wb,Wns,Wnd Wnd = Logical Right Shift Wb by Wns 1 1 N, Z
LSR Wb,#lit5,Wnd Wnd = Logical Right Shift Wb by lit5 1 1 N, Z
MOV MOV f,Wn Move f to Wn 1 1 None
MOV [Wns+Slit10],Wnd Move [Wns+Slit10] to Wnd 1 1 None
MOV f Move f to f 1 1 N, Z
MOV f,WREG Move f to WREG 1 1 N, Z
MOV #lit16,Wn Move 16-bit Literal to Wn 1 1 None
MOV.b #lit8,Wn Move 8-bit Literal to Wn 1 1 None
MOV Wn,f Move Wn to f 1 1 None
MOV Wns,[Wns+Slit10] Move Wns to [Wns+Slit10] 1 1 None
MOV Wso,Wdo Move Ws to Wd 1 1 None
MOV WREG,f Move WREG to f 1 1 N, Z
MOV.D Wns,Wd Move Double from W(ns):W(ns+1) to Wd 1 2 None
MOV.D Ws,Wnd Move Double from Ws to W(nd+1):W(nd) 1 2 None
MUL MUL.SS Wb,Ws,Wnd {Wnd+1, Wnd} = Signed(Wb) * Signed(Ws) 1 1 None
MUL.SU Wb,Ws,Wnd {Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws) 1 1 None
MUL.US Wb,Ws,Wnd {Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws) 1 1 None
MUL.UU Wb,Ws,Wnd {Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws) 1 1 None
MUL.SU Wb,#lit5,Wnd {Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5) 1 1 None
MUL.UU Wb,#lit5,Wnd {Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5) 1 1 None
MUL f W3:W2 = f * WREG 1 1 None
NEG NEG f f=f+1 1 1 C, DC, N, OV, Z
NEG f,WREG WREG = f + 1 1 1 C, DC, N, OV, Z
NEG Ws,Wd Wd = Ws + 1 1 1 C, DC, N, OV, Z
NOP NOP No Operation 1 1 None
NOPR No Operation 1 1 None
POP POP f Pop f from Top-of-Stack (TOS) 1 1 None
POP Wdo Pop from Top-of-Stack (TOS) to Wdo 1 1 None
POP.D Wnd Pop from Top-of-Stack (TOS) to 1 2 None
W(nd):W(nd+1)
POP.S Pop Shadow Registers 1 1 All
PUSH PUSH f Push f to Top-of-Stack (TOS) 1 1 None
PUSH Wso Push Wso to Top-of-Stack (TOS) 1 1 None
PUSH.D Wns Push W(ns):W(ns+1) to Top-of-Stack (TOS) 1 2 None
PUSH.S Push Shadow Registers 1 1 None

PWRSAV PWRSAV #lit1 Go into Sleep or Idle mode 1 1 WDTO, Sleep

RCALL RCALL Expr Relative Call 1 2 None
RCALL Wn Computed Call 1 2 None
REPEAT REPEAT #lit14 Repeat Next Instruction lit14 + 1 times 1 1 None
REPEAT Wn Repeat Next Instruction (Wn) + 1 times 1 1 None
RESET RESET Software Device Reset 1 1 None
RETFIE RETFIE Return from Interrupt 1 3 (2) None
RETLW RETLW #lit10,Wn Return with Literal in Wn 1 3 (2) None
RETURN RETURN Return from Subroutine 1 3 (2) None
RLC RLC f f = Rotate Left through Carry f 1 1 C, N, Z
RLC f,WREG WREG = Rotate Left through Carry f 1 1 C, N, Z
RLC Ws,Wd Wd = Rotate Left through Carry Ws 1 1 C, N, Z
RLNC RLNC f f = Rotate Left (No Carry) f 1 1 N, Z
RLNC f,WREG WREG = Rotate Left (No Carry) f 1 1 N, Z
RLNC Ws,Wd Wd = Rotate Left (No Carry) Ws 1 1 N, Z
RRC RRC f f = Rotate Right through Carry f 1 1 C, N, Z
RRC f,WREG WREG = Rotate Right through Carry f 1 1 C, N, Z
RRC Ws,Wd Wd = Rotate Right through Carry Ws 1 1 C, N, Z
RRNC RRNC f f = Rotate Right (No Carry) f 1 1 N, Z
RRNC f,WREG WREG = Rotate Right (No Carry) f 1 1 N, Z
RRNC Ws,Wd Wd = Rotate Right (No Carry) Ws 1 1 N, Z
SE SE Ws,Wnd Wnd = Sign-Extended Ws 1 1 C, N, Z
SETM SETM f f = FFFFh 1 1 None
SETM WREG WREG = FFFFh 1 1 None
SETM Ws Ws = FFFFh 1 1 None
SL SL f f = Left Shift f 1 1 C, N, OV, Z
SL f,WREG WREG = Left Shift f 1 1 C, N, OV, Z
SL Ws,Wd Wd = Left Shift Ws 1 1 C, N, OV, Z
SL Wb,Wns,Wnd Wnd = Left Shift Wb by Wns 1 1 N, Z
SL Wb,#lit5,Wnd Wnd = Left Shift Wb by lit5 1 1 N, Z
SUB SUB f f = f WREG 1 1 C, DC, N, OV, Z
SUB f,WREG WREG = f WREG 1 1 C, DC, N, OV, Z
SUB #lit10,Wn Wn = Wn lit10 1 1 C, DC, N, OV, Z
SUB Wb,Ws,Wd Wd = Wb Ws 1 1 C, DC, N, OV, Z
SUB Wb,#lit5,Wd Wd = Wb lit5 1 1 C, DC, N, OV, Z
SUBB SUBB f f = f WREG (C) 1 1 C, DC, N, OV, Z
SUBB f,WREG WREG = f WREG (C) 1 1 C, DC, N, OV, Z
SUBB #lit10,Wn Wn = Wn lit10 (C) 1 1 C, DC, N, OV, Z
SUBB Wb,Ws,Wd Wd = Wb Ws (C) 1 1 C, DC, N, OV, Z
SUBB Wb,#lit5,Wd Wd = Wb lit5 (C) 1 1 C, DC, N, OV, Z
SUBR SUBR f f = WREG f 1 1 C, DC, N, OV, Z
SUBR f,WREG WREG = WREG f 1 1 C, DC, N, OV, Z
SUBR Wb,Ws,Wd Wd = Ws Wb 1 1 C, DC, N, OV, Z
SUBR Wb,#lit5,Wd Wd = lit5 Wb 1 1 C, DC, N, OV, Z
SUBBR SUBBR f f = WREG f (C) 1 1 C, DC, N, OV, Z
SUBBR f,WREG WREG = WREG f (C) 1 1 C, DC, N, OV, Z
SUBBR Wb,Ws,Wd Wd = Ws Wb (C) 1 1 C, DC, N, OV, Z
SUBBR Wb,#lit5,Wd Wd = lit5 Wb (C) 1 1 C, DC, N, OV, Z
SWAP SWAP.b Wn Wn = Nibble Swap Wn 1 1 None
SWAP Wn Wn = Byte Swap Wn 1 1 None
TBLRDH TBLRDH Ws,Wd Read Prog<23:16> to Wd<7:0> 1 2 None

TBLRDL TBLRDL Ws,Wd Read Prog<15:0> to Wd 1 2 None

TBLWTH TBLWTH Ws,Wd Write Ws<7:0> to Prog<23:16> 1 2 None
TBLWTL TBLWTL Ws,Wd Write Ws to Prog<15:0> 1 2 None
ULNK ULNK Unlink Frame Pointer 1 1 None
XOR XOR f f = f .XOR. WREG 1 1 N, Z
XOR f,WREG WREG = f .XOR. WREG 1 1 N, Z
XOR #lit10,Wn Wd = lit10 .XOR. Wd 1 1 N, Z
XOR Wb,Ws,Wd Wd = Wb .XOR. Ws 1 1 N, Z
XOR Wb,#lit5,Wd Wd = Wb .XOR. lit5 1 1 N, Z
ZE ZE Ws,Wnd Wnd = Zero-Extend Ws 1 1 C, Z, N

NOTES:

29.0 ELECTRICAL CHARACTERISTICS
This section provides an overview of the PIC24FV32KA304 family electrical characteristics. Additional information will
be provided in future revisions of this document as it becomes available.
Absolute maximum ratings for the PIC24FV32KA304 family are listed below. Exposure to these maximum rating
conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other
conditions above the parameters indicated in the operation listings of this specification, is not implied.
Absolute Maximum Ratings()

Ambient temperature under bias.............................................................................................................-40C to +125C
Storage temperature .............................................................................................................................. -65C to +150C
Voltage on VDD with respect to VSS (PIC24FVXXKA30X) ....................................................................... -0.3V to +6.5V
Voltage on VDD with respect to VSS (PIC24FXXKA30X) .......................................................................... -0.3V to +4.5V
Voltage on any combined analog and digital pin, with respect to VSS ........................................... -0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to VSS ....................................................................... -0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to VSS ......................................................................................... -0.3V to +9.0V
Maximum current out of VSS pin ...........................................................................................................................300 mA
Maximum current into VDD pin(1) ...........................................................................................................................250 mA
Maximum output current sunk by any I/O pin..........................................................................................................25 mA
Maximum output current sourced by any I/O pin ....................................................................................................25 mA
Maximum current sunk by all ports .......................................................................................................................200 mA
Maximum current sourced by all ports(1) ...............................................................................................................200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 29-1).
NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.

29.1 DC Characteristics
FIGURE 29-1: PIC24FV32KA304 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)
5.5V 5.5V
3.20V 3.20V
Voltage (VDD)
2.00V
8 MHz 32 MHz
Frequency
Note: For frequencies between 8 MHz and 32 MHz, FMAX = 20 MHz *(VDD 2.0) + 8 MHz.
FIGURE 29-2: PIC24F32KA304 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)
3.60V 3.60V
3.00V 3.00V
Voltage (VDD)
1.80V
8 MHz 32 MHz
Frequency
Note: For frequencies between 8 MHz and 32 MHz, FMAX = 20 MHz * (VDD 1.8) + 8 MHz.

TABLE 29-1: THERMAL OPERATING CONDITIONS
Rating Symbol Min Typ Max Unit
Operating Junction Temperature Range TJ -40 +125 C
Operating Ambient Temperature Range TA -40 +85 C
Power Dissipation:
Internal Chip Power Dissipation:
PINT = VDD x (IDD IOH) PD PINT + PI/O W
I/O Pin Power Dissipation:
PI/O = ({VDD VOH} x IOH) + (VOL x IOL)
Maximum Allowed Power Dissipation PDMAX (TJ TA)/JA W
TABLE 29-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic Symbol Typ Max Unit Notes
Package Thermal Resistance, 20-Pin SPDIP JA 62.4 C/W 1
Package Thermal Resistance, 28-Pin SPDIP JA 60 C/W 1
Package Thermal Resistance, 20-Pin SSOP JA 108 C/W 1
Package Thermal Resistance, 28-Pin SSOP JA 71 C/W 1
Package Thermal Resistance, 20-Pin SOIC JA 75 C/W 1
Package Thermal Resistance, 28-Pin SOIC JA 80.2 C/W 1
Package Thermal Resistance, 20-Pin QFN JA 43 C/W 1
Package Thermal Resistance, 48-Pin UQFN JA C/W 1
Note 1: Junction to ambient thermal resistance, Theta-JA (JA) numbers are achieved by package simulations.
TABLE 29-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

Standard Operating Conditions: 1.8V to 3.6V PIC24F32KA3XX
DC CHARACTERISTICS 2.0V to 5.5V PIC24FV32KA3XX
Operating temperature -40C TA +85C for Industrial
Para
Symbol Characteristic Min Typ(1) Max Units Conditions
m No.
DC10 VDD Supply Voltage 1.8 3.6 V For F devices
2.0 5.5V V For FV devices
DC12 VDR RAM Data Retention 1.5 V
Voltage(2)
DC16 VPOR VDD Start Voltage VSS 0.7 V
to Ensure Internal
Power-on Reset Signal
DC17 SVDD VDD Rise Rate 0.05 V/ms 0-3.3V in 0.1s
to Ensure Internal 0-2.5V in 60 ms
Power-on Reset Signal
Note 1: Data in Typ column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 29-4: HIGH/LOWVOLTAGE DETECT CHARACTERISTICS
2.0V to 5.5V PIC24FV32KA3XX
Param
Symbol Characteristic Min Typ Max Units Conditions
No.
DC18 VHLVD HLVD Voltage on VDD HLVDL<3:0> = 0000(2) 1.90 V
Transition HLVDL<3:0> = 0001 1.88 2.13 V
HLVDL<3:0> = 0010 2.09 2.35 V
HLVDL<3:0> = 0011 2.25 2.53 V
HLVDL<3:0> = 0100 2.35 2.62 V
HLVDL<3:0> = 0101 2.55 2.84 V
HLVDL<3:0> = 0110 2.80 3.10 V
HLVDL<3:0> = 0111 2.95 3.25 V
HLVDL<3:0> = 1000 3.09 3.41 V
HLVDL<3:0> = 1001 3.27 3.59 V
(1)
HLVDL<3:0> = 1010 3.46 3.79 V
HLVDL<3:0> = 1011(1) 3.62 4.01 V
(1)
HLVDL<3:0> = 1100 3.91 4.26 V
HLVDL<3:0> = 1101(1) 4.18 4.55 V
HLVDL<3:0> = 1110(1) 4.49 4.87 V
Note 1: These trip points should not be used on PIC24F32KA304 devices.
2: This trip point should not be used on PIC24FVXXKA30X devices.
TABLE 29-5: BOR TRIP POINTS

Param
Sym Characteristic Min Typ Max Units Conditions
No.
DC19 BOR Voltage on VDD BORV = 00 Valid for LPBOR and DSBOR,
Transition Note 1
BORV = 01 2.90 3 3.38 V
BORV = 10 2.53 2.7 3.07 V
BORV = 11 1.75 1.85 2.05 V Note 2
BORV = 11 1.95 2.05 2.16 V Note 3
Note 1: LPBOR re-arms the POR circuit but does not cause a BOR.
2: Valid for PIC24F (3.3V) devices.
3: Valid for PIC24FV (5V) devices.

TABLE 29-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)
Parameter
Device Typical Max Units Conditions
No.
IDD Current
DC20 -40C
DC20a +25C
269.00 A 2.0V
DC20b +60C
DC20c 450.00 +85C
PIC24FV32KA3XX
DC20d -40C
DC20e +25C
465.00 A 5.0V
DC20f +60C
DC20g 830.00 +85C 0.5 MIPS,
DC20h -40C FOSC = 1 MHz
DC20i +25C
200.00 A 1.8V
DC20j +60C
DC20k 330.00 +85C
PIC24F32KA3XX
DC20l -40C
DC20m +25C
410.00 A 3.3V
DC20n +60C
DC20o 750.00 +85C
DC22 -40C
DC22a +25C
490.00 A 2.0V
DC22b +60C
DC22c +85C
PIC24FV32KA3XX
DC22d -40C
DC22e +25C
880.00 A 5.0V
DC22f +60C
DC22g +85C 1 MIPS,
DC22i +25C
407.00 A 1.8V
DC22j +60C
DC22k +85C
PIC24F32KA3XX
DC22l -40C
DC22m +25C
800.00 A 3.3V
DC22n +60C
DC22o +85C
Legend: Unshaded rows are PIC24F32KA3XX devices, and shaded rows are PIC24FV32KA3XX devices.

TABLE 29-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)
Parameter
No.
IDD Current (Continued)
DC24 -40C
DC24a +25C
PIC24FV32KA3XX 13.00 mA 5.0V
DC24b +60C
DC24c 20.00 +85C 16 MIPS,
DC24d -40C FOSC = 32 MHz
DC24e +25C
PIC24F32KA3XX 12.00 mA 3.3V
DC24f +60C
DC24g 18.00 +85C
DC26 -40C
DC26a +25C
2.00 mA 2.0V
DC26b +60C
DC26c +85C
PIC24FV32KA3XX
DC26d -40C
DC26e +25C
3.50 mA 5.0V
DC26f +60C
DC26g +85C FRC (4 MIPS),
DC26i +25C
1.80 mA 1.8V
DC26j +60C
DC26k +85C
PIC24F32KA3XX
DC26l -40C
DC26m +25C
3.40 mA 3.3V
DC26n +60C
DC26o +85C
DC30 -40C
DC30a +25C
48.00 A 2.0V
DC30b +60C
DC30c 250.00 +85C
PIC24FV32KA3XX
DC30d -40C
DC30e +25C
75.00 A 5.0V
DC30f +60C
DC30g 275.00 +85C LPRC
(15.5 KIPS),
DC30h -40C FOSC = 31 kHz
DC30i +25C
8.10 A 1.8V
DC30j +60C
DC30k 28.00 +85C
PIC24F32KA3XX
DC30l -40C
DC30m +25C
13.50 A 3.3V
DC30n +60C
DC30o 55.00 +85C

TABLE 29-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)
Parameter
No.
Idle Current (IIDLE)
DC40 -40C
DC40a +25C
120.00 A 2.0V
DC40b +60C
DC40c 200.00 +85C
PIC24FV32KA3XX
DC40d -40C
DC40e +25C
160.00 A 5.0V
DC40f +60C
DC40g 430.00 +85C 0.5 MIPS,
DC40i +25C
50.00 A 1.8V
DC40j +60C
DC40k 100.00 +85C
PIC24F32KA3XX
DC40l -40C
DC40m +25C
90.00 A 3.3V
DC40n +60C
DC40o 370.00 +85C
DC42 -40C
DC42a +25C
165.00 A 2.0V
DC42b +60C
DC42c +85C
PIC24FV32KA3XX
DC42d -40C
DC42e +25C
260.00 A 5.0V
DC42f +60C
DC42g +85C 1 MIPS,
DC42i +25C
95.00 A 1.8V
DC42j +60C
DC42k +85C
PIC24F32KA3XX
DC42l -40C
DC42m +25C
180.00 A 3.3V
DC42n +60C
DC42o +85C
DC44 -40C
DC44a +25C
PIC24FV32KA3XX 3.10 mA 5.0V
DC44b +60C
DC44c 6.50 +85C 16 MIPS,
DC44d -40C FOSC = 32 MHz
DC44e +25C
PIC24F32KA3XX 2.90 mA 3.3V
DC44f +60C
DC44g 6.00 +85C

TABLE 29-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)
Parameter
No.
Idle Current (IIDLE) (Continued)
DC46 -40C
DC46a +25C
0.65 mA 2.0V
DC46b +60C
DC46c +85C
PIC24FV32KA3XX
DC46d -40C
DC46e +25C
1.00 mA 5.0V
DC46f +60C
DC46g +85C FRC (4 MIPS),
DC46i +25C
0.55 mA 1.8V
DC46j +60C
DC46k +85C
PIC24F32KA3XX
DC46l -40C
DC46m +25C
1.00 mA 3.3V
DC46n +60C
DC46o +85C
DC50 -40C
DC50a +25C
60.00 A 2.0V
DC50b +60C
DC50c 200.00 +85C
PIC24FV32KA3XX
DC50d -40C
DC50e +25C
70.00 A 5.0V
DC50f +60C
DC50g 225.00 +85C LPRC
(15.5 KIPS),
DC50h -40C FOSC = 31 kHz
DC50i +25C
2.20 A 1.8V
DC50j +60C
DC50k 18.00 +85C
PIC24F32KA3XX
DC50l -40C
DC50m +25C
4.00 A 3.3V
DC50n +60C
DC50o 40.00 +85C

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
Parameter
Device Typical(1) Max Units Conditions
No.
Power-Down Current (IPD)
DC60 -40C
DC60a 8.00 +25C
6.00 A 2.0V
DC60b 8.50 +60C
DC60c 9.00 +85C
PIC24FV32KA3XX
DC60d -40C
DC60e 8.00 +25C
6.00 A 5.0V
DC60f 9.00 +60C
DC60g 10.00 +85C
Sleep Mode(2)
DC60h -40C
DC60i 0.80 +25C
0.025 A 1.8V
DC60j 1.50 +60C
DC60k 2.00 +85C
PIC24F32KA3XX
DC60l -40C
DC60m 1.00 +25C
0.040 A 3.3V
DC60n 2.00 +60C
DC60o 3.00 +85C
DC61 -40C
DC61a +25C
0.25 A 2.0V
DC61b +60C
DC61c +85C Low-Voltage
PIC24FV32KA3XX
DC61d -40C Sleep Mode(2)
DC61e +25C
0.35 A 5.0V
DC61f +60C
DC61g 3.00 +85C
Note 1: Data in the Typical column is at 3.3V, 25C (PIC24F32KA3XX); 5.0V, 25C (PIC24FV32KA3XX) unless
otherwise stated. Parameters are for design guidance only and are not tested.
2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set
low, PMSLP is set to 0, and WDT, etc., are all switched off.
3: The current is the additional current consumed when the module is enabled. This current should be
added to the base IPD current.
4: Current applies to Sleep only.
5: Current applies to Sleep and Deep Sleep.
6: Current applies to Deep Sleep only.

TABLE 29-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)
Parameter
No.
Power-Down Current (IPD) (Continued)
DC70 -40C
DC70a +25C
0.03 A 2.0V
DC70b +60C
DC70c +85C
PIC24FV32KA3XX
DC70d -40C
DC70e +25C
0.10 A 5.0V
DC70f +60C
DC70g 1.20 +85C
Deep Sleep Mode
DC70h -40C
DC70i +25C
0.02 A 1.8V
DC70j +60C
DC70k +85C
PIC24F32KA3XX
DC70l -40C
DC70m +25C
0.08 A 3.3V
DC70n +60C
DC70o 1.20 +85C

Parameter
No.
DC71 -40C
DC71a +25C
0.50 A 2.0V
DC71b +60C
DC71c +85C
PIC24FV32KA3XX
DC71d -40C
DC71e +25C
0.70 A 5.0V
DC71f +60C
DC71g 1.5 +85C Watchdog Timer
Current:
DC71h -40C WDT(3,4)
DC71i +25C
0.50 A 1.8V
DC71j +60C
DC71k +85C
PIC24F32KA3XX
DC71l -40C
DC71m +25C
0.70 A 3.3V
DC71n +60C
DC71o 1.5 +85C
DC72 -40C
DC72a +25C
0.80 A 2.0V
DC72b +60C
DC72c +85C
PIC24FV32KA3XX
DC72d -40C
DC72e +25C
1.50 A 5.0V
DC72f +60C
32 kHz Crystal with
DC72g 2.0 +85C RTCC, DSWDT or
DC72h -40C Timer1: SOSC;
DC72i +25C (SOSCSEL = 0)(3,5)
0.70 A 1.8V
DC72j +60C
DC72k +85C
PIC24F32KA3XX
DC72l -40C
DC72m +25C
1.00 A 3.3V
DC72n +60C
DC72o 1.5 +85C

Parameter
No.
DC75 -40C
DC75a +25C
5.40 A 2.0V
DC75b +60C
DC75c +85C
PIC24FV32KA3XX
DC75d -40C
DC75e +25C
8.10 A 5.0V
DC75f +60C
DC75g 14.00 +85C
HLVD(3,4)
DC75h -40C
DC75i +25C
4.90 A 1.8V
DC75j +60C
DC75k +85C
PIC24F32KA3XX
DC75l -40C
DC75m +25C
7.50 A 3.3V
DC75n +60C
DC75o 14.00 +85C
DC76 -40C
DC76a +25C
5.60 A 2.0V
DC76b +60C
DC76c +85C
PIC24FV32KA3XX
DC76d -40C
DC76e +25C
6.50 A 5.0V
DC76f +60C
DC76g 11.20 +85C
BOR(3,4)
DC76h -40C
DC76i +25C
5.60 A 1.8V
DC76j +60C
DC76k +85C
PIC24F32KA3XX
DC76l -40C
DC76m +25C
6.00 A 3.3V
DC76n +60C
DC76o 11.20 +85C

Parameter
No.
DC78 -40C
DC78a +25C
0.03 A 2.0V
DC78b +60C
DC78c +85C
PIC24FV32KA3XX
DC78d -40C
DC78e +25C
0.05 A 5.0V
DC78f +60C
DC78g 0.20 +85C LPBOR/Deep
DC78h -40C Sleep BOR(3,5)
DC78i +25C
0.03 A 1.8V
DC78j +60C
DC78k +85C
PIC24F32KA3XX
DC78l -40C
DC78m +25C
0.05 A 3.3V
DC78n +60C
DC78o 0.20 +85C
DC80 -40C
DC80a +25C
0.20 A 2.0V
DC80b +60C
DC80c +85C
PIC24FV32KA3XX
DC80d -40C
DC80e +25C
0.70 A 5.0V
DC80f +60C
DC80g 1.5 +85C Deep Sleep WDT:
DSWDT
DC80h -40C (LPRC)(3,6)
DC80i +25C
0.20 A 1.8V
DC80j +60C
DC80k +85C
PIC24F32KA3XX
DC80l -40C
DC80m +25C
0.35 A 3.3V
DC80n +60C
DC80o 0.8 +85C

TABLE 29-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS
Param
Sym Characteristic Min Typ(1) Max Units Conditions
No.
VIL Input Low Voltage(4)
DI10 I/O Pins VSS 0.2 VDD V
DI15 MCLR VSS 0.2 VDD V
DI16 OSCI (XT mode) VSS 0.2 VDD V
DI17 OSCI (HS mode) VSS 0.2 VDD V
DI18 I/O Pins with I2C Buffer VSS 0.3 VDD V SMBus disabled
DI19 I/O Pins with SMBus Buffer VSS 0.8 V SMBus enabled
VIH Input High Voltage(4)
DI20 I/O Pins:
with Analog Functions 0.8 VDD VDD V
Digital Only 0.8 VDD VDD V
DI25 MCLR 0.8 VDD VDD V
DI26 OSCI (XT mode) 0.7 VDD VDD V
DI27 OSCI (HS mode) 0.7 VDD VDD V
DI28 I/O Pins with I2C Buffer:
with Analog Functions 0.7 VDD VDD V
Digital Only 0.7 VDD VDD V
DI29 I/O Pins with SMBus 2.1 VDD V 2.5V VPIN VDD
DI30 ICNPU CNx Pull-up Current 50 250 500 A VDD = 3.3V, VPIN = VSS
IIL Input Leakage
Current(2,3)
DI50 I/O Ports 0.05 0.1 A VSS VPIN VDD,
Pin at high-impedance
DI55 MCLR 0.1 A VSS VPIN VDD
DI56 OSCI 5 A VSS VPIN VDD,
XT and HS modes
and are not tested.
2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltages.
3: Negative current is defined as current sourced by the pin.
4: Refer to Table 1-3 for I/O pin buffer types.

TABLE 29-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS
Param
No.
VOL Output Low Voltage
DO10 All I/O Pins 0.4 V IOL = 8.0 mA VDD = 4.5V
0.4 V IOL = 4.0 mA VDD = 3.6V
0.4 V IOL = 3.5 mA VDD = 2.0V
DO16 OSC2/CLKO 0.4 V IOL = 2.0 mA VDD = 4.5V
0.4 V IOL = 1.2 mA VDD = 3.6V
0.4 V IOL = 0.4 mA VDD = 2.0V
VOH Output High Voltage
DO20 All I/O Pins 3.8 V IOH = -3.5 mA VDD = 4.5V
3 V IOH = -3.0 mA VDD = 3.6V
1.6 V IOH = -1.0 mA VDD = 2.0V
DO26 OSC2/CLKO 3.8 V IOH = -2.0 mA VDD = 4.5V
3 V IOH = -1.0 mA VDD = 3.6V
1.6 V IOH = -0.5 mA VDD = 2.0V
Note 1: Data in Typ column is at 25C unless otherwise stated. Parameters are for design guidance only and are
not tested.
TABLE 29-11: DC CHARACTERISTICS: PROGRAM MEMORY

Param
No.
Program Flash Memory
D130 EP Cell Endurance 10,000(2) E/W
D131 VPR VDD for Read VMIN 3.6 V VMIN = Minimum operating voltage
D133A TIW Self-Timed Write Cycle 2 ms
Time
D134 TRETD Characteristic Retention 40 Year Provided no other specifications
are violated
D135 IDDP Supply Current During 10 mA
Programming
Note 1: Data in Typ column is at 3.3V, 25C unless otherwise stated.
2: Self-write and block erase.

TABLE 29-12: DC CHARACTERISTICS: DATA EEPROM MEMORY
Param
No.
Data EEPROM Memory
D140 EPD Cell Endurance 100,000 E/W
D141 VPRD VDD for Read VMIN 3.6 V VMIN = Minimum operating
voltage
D143A TIWD Self-Timed Write Cycle 4 ms
Time
D143B TREF Number of Total 10M E/W
Write/Erase Cycles Before
Refresh
D144 TRETDD Characteristic Retention 40 Year Provided no other specifications
are violated
D145 IDDPD Supply Current during 7 mA
Programming
TABLE 29-13: COMPARATOR DC SPECIFICATIONS

Operating Conditions: 2.0V < VDD < 3.6V, -40C < TA < +85C (unless otherwise stated)
Param
Symbol Characteristic Min Typ Max Units Comments
No.
D300 VIOFF Input Offset Voltage* 20 40 mV
D301 VICM Input Common Mode Voltage* 0 VDD V
D302 CMRR Common Mode Rejection 55 dB
Ratio*
* Parameters are characterized but not tested.
TABLE 29-14: COMPARATOR VOLTAGE REFERENCE DC SPECIFICATIONS

Operating Conditions: 2.0V < VDD < 3.6V, -40C < TA < +85C (unless otherwise stated)
Param
No.
VRD310 CVRES Resolution VDD/32 LSb
VRD311 CVRAA Absolute Accuracy AVDD 1.5 LSb
VRD312 CVRUR Unit Resistor Value (R) 2k

TABLE 29-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS
Operating Conditions: -40C < TA < +85C (unless otherwise stated)
Param
Symbol Characteristics Min Typ Max Units Comments
No.
VBG Band Gap Reference Voltage 0.973 1.024 1.075 V
TBG Band Gap Reference Start-up 1 ms
Time
VRGOUT Regulator Output Voltage 3.1 3.3 3.6 V
CEFC External Filter Capacitor Value 4.7 10 F Series resistance < 3 Ohm
recommended;
< 5 Ohm required.
VLVR Low-Voltage Regulator Output 2.6 V
Voltage
TABLE 29-16: CTMU CURRENT SOURCE SPECIFICATIONS

Param
Sym Characteristic Min Typ(1) Max Units Comments Conditions
No.
IOUT1 CTMU Current 550 nA CTMUICON<1:0> = 00
Source, Base Range
IOUT2 CTMU Current 5.5 A CTMUICON<1:0> = 01
Source, 10x Range
2.5V < VDD < VDDMAX
IOUT3 CTMU Current 55 A CTMUICON<1:0> = 10
Source, 100x Range
IOUT4 CTMU Current 550 A CTMUICON<1:0> = 11,
Source, 1000x Range Note 2
VF Temperature Diode .76 V
Forward Voltage
V Voltage Change per 3 mV/C
Degree Celsius
Note 1: Nominal value at center point of current trim range (CTMUICON<7:2> = 000000). On PIC24F32KA parts, the
current output is limited to the typ. current value when IOT4 is chosen.
2: Do not use this current range with temperature sensing diode.

29.2 AC Characteristics and Timing Parameters
The information contained in this section defines the PIC24FV32KA304 family AC characteristics and timing
parameters.
TABLE 29-17: TEMPERATURE AND VOLTAGE SPECIFICATIONS AC

AC CHARACTERISTICS
Operating temperature-40C TA +85C for Industrial
Operating voltage VDD range as described in Section 29.1 DC Characteristics.
FIGURE 29-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS
Load Condition 1 for all pins except OSCO Load Condition 2 for OSCO
VDD/2
RL Pin CL
VSS
CL
Pin RL = 464
CL = 50 pF for all pins except OSCO
VSS
15 pF for OSCO output
TABLE 29-18: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param
Symbol Characteristic Min Typ(1) Max Units Conditions
No.
DO50 COSC2 OSCO/CLKO pin 15 pF In XT and HS modes when
external clock is used to drive
OSCI
DO56 CIO All I/O Pins and OSCO 50 pF EC mode
DO58 CB SCLx, SDAx 400 pF In I2C mode
and are not tested.

FIGURE 29-4: EXTERNAL CLOCK TIMING
Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3
OSCI
OS20
OS30 OS30 OS31 OS31
OS25
CLKO
OS40 OS41
TABLE 29-19: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS 2.0V to 5.5V PIC24FV32KA3XX
Param
No.
OS10 FOSC External CLKI Frequency DC 32 MHz EC
(External clocks allowed 4 8 MHz ECPLL
only in EC mode)
Oscillator Frequency 0.2 4 MHz XT
4 25 MHz HS
4 8 MHz XTPLL
31 33 kHz SOSC
OS20 TOSC TOSC = 1/FOSC See Parameter OS10 for FOSC
value
OS25 TCY Instruction Cycle Time(2) 62.5 DC ns
OS30 TosL, External Clock in (OSCI) 0.45 x TOSC ns EC
TosH High or Low Time
OS31 TosR, External Clock in (OSCI) 20 ns EC
TosF Rise or Fall Time
OS40 TckR CLKO Rise Time(3) 6 10 ns
OS41 TckF CLKO Fall Time(3) 6 10 ns
and are not tested.
2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are
based on characterization data for that particular oscillator type under standard operating conditions with
the device executing code. Exceeding these specified limits may result in an unstable oscillator operation
and/or higher than expected current consumption. All devices are tested to operate at Min. values with an
external clock applied to the OSCI/CLKI pin. When an external clock input is used, the Max. cycle time
limit is DC (no clock) for all devices.
3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the
Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

TABLE 29-20: PLL CLOCK TIMING SPECIFICATIONS
Param
Sym Characteristic(1) Min Typ(2) Max Units Conditions
No.
OS50 FPLLI PLL Input Frequency 4 8 MHz ECPLL, HSPLL modes,
Range -40C TA +85C
OS51 FSYS PLL Output Frequency 16 32 MHz -40C TA +85C
Range
OS52 TLOCK PLL Start-up Time 1 2 ms
(Lock Time)
OS53 DCLK CLKO Stability (Jitter) -2 1 2 % Measured over 100 ms period
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in Typ column is at 3.3V, 25C unless otherwise stated. Parameters are for design guidance only
and are not tested.
TABLE 29-21: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

Param
Characteristic Min Typ Max Units Conditions
No.
F20 Internal FRC Accuracy @ 8 MHz(1)
FRC -2 +2 % +25C 3.0V VDD 3.6V, F Device
3.2V VDD 5.5V, FV Device
-5 +5 % -40C TA +85C 1.8V VDD 3.6V, F Device
2.0V VDD 5.5V, FV Device
Note 1: Frequency calibrated at 25C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.
TABLE 29-22: AC CHARACTERISTICS: INTERNAL RC ACCURACY

Param
Characteristic Min Typ Max Units Conditions
No.
LPRC @ 31 kHz(1)
F21 -15 15 %
Note 1: Change of LPRC frequency as VDD changes.
TABLE 29-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHARACTERISTICS
-40C TA +125C for Extended
Param
Sym Characteristic(1) Min Typ Max Units Conditions
No.
TFRC FRC Start-up Time 5 s
TLPRC LPRC Start-up Time 70 s

FIGURE 29-5: CLKO AND I/O TIMING CHARACTERISTICS
I/O Pin
(Input)
DI35
DI40
I/O Pin Old Value New Value

(Output)
DO31
DO32
Note: Refer to Figure 29-3 for load conditions.
TABLE 29-24: CLKO AND I/O TIMING REQUIREMENTS

Param
No.
DO31 TIOR Port Output Rise Time 10 25 ns
DO32 TIOF Port Output Fall Time 10 25 ns
DI35 TINP INTx pin High or Low 20 ns
Time (output)
DI40 TRBP CNx High or Low Time 2 TCY
(input)
Note 1: Data in Typ column is at 3.3V, 25C (PIC24F32KA3XX); 5.0V, 25C (PIC24FV32KA3XX), unless
otherwise stated.

TABLE 29-25: COMPARATOR TIMINGS
Param
No.
300 TRESP Response Time*(1) 150 400 ns
301 TMC2OV Comparator Mode Change to 10 s
Output Valid*
* Parameters are characterized but not tested.
Note 1: Response time measured with one comparator input at (VDD 1.5)/2, while the other input transitions from
VSS to VDD.
TABLE 29-26: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param
No.
VR310 TSET Settling Time(1) 10 s
Note 1: Settling time measured while CVRSS = 1 and CVR<3:0> bits transition from 0000 to 1111.

TABLE 29-27: ADC MODULE SPECIFICATIONS
Param
Symbol Characteristic Min. Typ Max. Units Conditions
No.
Device Supply
AD01 AVDD Module VDD Supply Greater of Lesser of V
VDD 0.3 VDD + 0.3
or 1.8 or 3.6
AD02 AVSS Module VSS Supply VSS 0.3 VSS + 0.3 V
Reference Inputs
AD05 VREFH Reference Voltage High AVSS + 1.7 AVDD V
AD06 VREFL Reference Voltage Low AVSS AVDD 1.7 V
AD07 VREF Absolute Reference AVSS 0.3 AVDD + 0.3 V
Voltage
Analog Input
AD10 VINH-VINL Full-Scale Input Span VREFL VREFH V (Note 2)
AD11 VIN Absolute Input Voltage AVSS 0.3 AVDD + 0.3 V
AD12 VINL Absolute VINL Input AVSS 0.3 AVDD/2 V
Voltage
AD17 RIN Recommended 2.5K 12-bit
Impedance of Analog
Voltage Source
ADC Accuracy
AD20b NR Resolution 12 bits
AD21b INL Integral Nonlinearity 1 9 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD22b DNL Differential Nonlinearity 1 5 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD23b GERR Gain Error 1 9 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD24b EOFF Offset Error 1 5 LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD25b Monotonicity(1) Guaranteed
Note 1: The ADC conversion result never decreases with an increase in the input voltage.
2: Measurements are taken with external VREF+ and VREF- used as the ADC voltage reference.

TABLE 29-28: ADC CONVERSION TIMING REQUIREMENTS(1)
Param
Symbol Characteristic Min. Typ Max. Units Conditions
No.
Clock Parameters
AD50 TAD ADC Clock Period 75 ns TCY = 75 ns, AD1CON3 in
default state
AD51 TRC ADC Internal RC Oscillator 250 ns
Period
Conversion Rate
AD55 TCONV Conversion Time 12 TAD
AD56 FCNV Throughput Rate 100 ksps AVDD 2.7V
AD57 TSAMP Sample Time 1 TAD
AD58 TACQ Acquisition Time 750 ns (Note 2)
AD59 TSWC Switching Time from Convert (Note 3)
to Sample
AD60 TDIS Discharge Time 0.5 TAD
Clock Parameters
AD61 TPSS Sample Start Delay from 2 3 TAD
Setting Sample bit (SAMP)
Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity
performance, especially at elevated temperatures.
2: The time for the holding capacitor to acquire the New input voltage when the voltage changes full scale
after the conversion (VDD to VSS or VSS to VDD).
3: On the following cycle of the device clock.

TABLE 29-29: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET TIMING REQUIREMENTS
Param
Symbol Characteristic Min. Typ(1) Max. Units Conditions
No.
SY10 TmcL MCLR Pulse Width (low) 2 s
SY11 TPWRT Power-up Timer Period 50 64 90 ms
SY12 TPOR Power-on Reset Delay 1 5 10 s
SY13 TIOZ I/O High-Impedance from 100 ns
MCLR Low or Watchdog
Timer Reset
SY20 TWDT Watchdog Timer Time-out 0.85 1.0 1.15 ms 1.32 prescaler
Period 3.4 4.0 4.6 ms 1:128 prescaler
SY25 TBOR Brown-out Reset Pulse 1 s
Width
SY45 TRST Internal State Reset Time 5 s
SY55 TLOCK PLL Start-up Time 100 s
SY65 TOST Oscillator Start-up Time 1024 TOSC
SY70 TDSWU Wake-up from Deep Sleep 100 s Based on full discharge of 10
Time F capacitor on VCAP. Includes
TPOR and TRST
SY71 TPM Program Memory Wake-up 1 s Sleep wake-up with
Time PMSLP = 0
SY72 TLVR Low-Voltage Regulator 250 s
Wake-up Time

NOTES:

30.0 PACKAGING INFORMATION
30.1 Package Marking Information
20-Lead PDIP (300 mil) Example
PIC24FV32KA301
-I/P e3
1010017
28-Lead SPDIP (.300) Example
PIC24FV32KA302
-I/SP e3
1010017
20-Lead SSOP (5.30 mm) Example
PIC24FV32KA
301-I/SS e3
1010017
28-Lead SSOP (5.30 mm) Example
PIC24FV32KA
302-I/SS e3
1010017
Legend: XX...X Product-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week 01)
NNN Alphanumeric traceability code
e3 Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator ( )
e3
can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be marked on one line, it
will be carried over to the next line, thus limiting the number of available
characters for customer-specific information.

20-Lead SOIC (7.50 mm) Example
PIC24FV32KA301
-I/SO e3
1010017
28-Lead SOIC (7.50 mm) Example
PIC24FV32KA302
-I/SO e3
1010017
28-Lead QFN (6x6 mm) Example
PIC24FV32KA
302-I/ML e3
1010017

44-Lead QFN (8x8x0.9 mm) Example
PIC24FV32KA
304-I/ML e3
1010017
44-Lead TQFP (10x10x1 mm) Example
PIC24FV32KA
304-I/PT e3
1010017
48-Lead UQFN (6x6x0.5 mm) Example
PIC24FV32KA
304-I/MV e3
1010017

30.2 Package Details
The following sections give the technical details of the packages.

3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4

NOTE 1 E1
1 2 3
A A2
L
c
A1
b1
b e eB
6&! 7,8.
' !9'&! 7 7: ;
7"') %! 7
& 1,

& & < <
# #4 4 !! -
1! & & < <
"# &"# =#& . - - -
# #4 =#& . >
: 9 & > - ?

& & 9 -
9 #4 !! >
6
9 #=#& ) ?

9* 9 #=#& ) >
: *
+ 1 < < -

!"# $% &" ' ()"&'"!&) & #*&& & #
+%&,& !&
- ' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #/
!#
' !#&
.0
1,2 1!' ! & $& " !**&"&& !

* , 1

!"
!
!

3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
N
NOTE 1
E1
1 2 3
A A2
L c
A1 b1
b e eB
6&! 7,8.
' !9'&! 7 7: ;
7"') %! 7 >
& 1,

& & < <
# #4 4 !! -
1! & & < <
"# &"# =#& . - --
# #4 =#& . >
: 9 & - -?

& & 9 -
9 #4 !! >
6
9 #=#& )

9* 9 #=#& ) >
: *
+ 1 < < -

!"# $% &" ' ()"&'"!&) & #*&& & #
+%&,& !&
- ' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #/
!#
' !#&
.0
1,2 1!' ! & $& " !**&"&& !

* , 1


!#$" ! % !! &' !!%

3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D
N
E1
NOTE 1
1 2
e
b
c
A A2

A1
L1 L
6&! 99..
' !9'&! 7 7: ;
7"') %! 7
& ?1,
: 8 & < <
# #4 4 !! ? >
&#%% < <
: =#& . > >
# #4 =#& . - ?
: 9 & ?
3&9 & 9
3&
& 9 .3
9 #4 !! <
3& I @ @ >@
9 #=#& ) < ->

!"# $% &" ' ()"&'"!&) & #*&& & #
' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #''
!#
- ' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , 1

Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging


!#$" ! % !! &' !!%

3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D
N
E
E1
1 2
b
NOTE 1
e
c
A A2

A1
L1 L
6&! 99..
' !9'&! 7 7: ;
7"') %! 7 >
& ?1,
: 8 & < <
# #4 4 !! ? >
&#%% < <
: =#& . > >
# #4 =#& . - ?
: 9 &
3&9 & 9
3&
& 9 .3
9 #4 !! <
3& I @ @ >@
9 #=#& ) < ->

!"# $% &" ' ()"&'"!&) & #*&& & #
' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #''
!#
- ' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , -1



! % !% () *'& !%+
3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D
N
E
E1
NOTE 1
1 2 3
e
b

h
h
c

A A2
L
A1 L1
6&! 99..
' !9'&! 7 7: ;
7"') %! 7
& 1,
: 8 & < < ?
# #4 4 !! < <
&#%%+ < -
: =#& . -1,
# #4 =#& . 1,
: 9 & >1,
,'% A
&B <
3&9 & 9 <
3&
& 9 .3
3& I @ < >@
9 #4 !! < --
9 #=#& ) - <
#%&
D @ < @
#%& 1&&' E @ < @

!"# $% &" ' ()"&'"!&) & #*&& & #
+%&,& !&
- ' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #''
!#
' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , 1



! % !% () *'& !%+
3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D
N
E
E1
NOTE 1
1 2 3
e
b
h

h
c
A A2
L
A1 L1
6&! 99..
' !9'&! 7 7: ;
7"') %! 7 >
& 1,
: 8 & < < ?
# #4 4 !! < <
&#%%+ < -
: =#& . -1,
# #4 =#& . 1,
: 9 & 1,
,'% A
&B <
3&9 & 9 <
3&
& 9 .3
3&
I @ < >@
9 #4 !! > < --
9 #=#& ) - <
#%&
D @ < @
#%& 1&&' E @ < @

!"# $% &" ' ()"&'"!&) & #*&& & #
+%&,& !&
- ' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #''
!#
' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , 1



, - )
". / 010 ,-
2 # '&& + . #
3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D D2
EXPOSED
PAD
E
b
E2
2 2
1 1 K
N N
NOTE 1 L
TOP VIEW BOTTOM VIEW
A3 A1
6&! 99..
' !9'&! 7 7: ;
7"') %! 7 >
& ?1,
: 8 & >
&#%%
,&&4 !! - .3
: =#& . ?1,
.$
! ##=#& . -? -
: 9 & ?1,
.$
! ##9 & -? -
,&&=#& ) - - -
,&&9 & 9
,&& & .$
! ## C < <

!"# $% &" ' ()"&'"!&) & #*&& & #
4 !!*!"& #
- ' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , 1


, - )
". / 010 ,-
2 # '&& + . #
3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4

33
, - )
". / 1 ,-
3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D D2
EXPOSED
PAD
E2
b
2 2
1 1
N N K
NOTE 1 L
TOP VIEW BOTTOM VIEW
A3 A1
6&! 99..
' !9'&! 7 7: ;
7"') %! 7
& ?1,
: 8 & >
&#%%
,&&4 !! - .3
: =#& . >1,
.$
! ##=#& . ?- ? ?>
: 9 & >1,
.$
! ##9 & ?- ? ?>
,&&=#& ) - ->
,&&9 & 9 -
,&& & .$
! ## C < <

!"# $% &" ' ()"&'"!&) & #*&& & #
4 !!*!"& #
- ' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , -1

33
, - )
". / 1 ,-
3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4

33
4# , - 5"
4 61616 ) ' 4,-

3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4
D
D1
E
e
E1
N
b
NOTE 1 1 2 3
NOTE 2
A
c
A1 A2
L L1
6&! 99..
' !9'&! 7 7: ;
7"') %9 #! 7
9 #& >1,
: 8 & < <
# #4 4 !!
&#%% <
3&9 & 9 ?
3&
& 9 .3
3& I @ -@ @
: =#& . 1,
: 9 & 1,
# #4 =#& . 1,
# #4 9 & 1,
9 #4 !! <
9 #=#& ) - -
#%&
D @ @ -@
#%& 1&&' E @ @ -@

!"# $% &" ' ()"&'"!&) & #*&& & #
,'% !& !
&D!E '
- ' !!#.#&"# '#%!
&"!!#%!
&"!!!& $ #''
!#
' !#&
.0
1,2 1!' ! & $& " !**&"&& !
.32 % ' !("!"*&"&& (%%'&
"
! !

* , ?1

33
4# , - 5"
4 61616 ) ' 4,-

3& '!&" &
4 #*!(
! ! &
4
%&& #&
&&
255***'
'5
4



NOTES:

APPENDIX A: REVISION HISTORY
Revision A (March 2011)

Original data sheet for the PIC24FV32KA304 family of
devices.
Revision B (April 2011)

Section 25.0 Charge Time Measurement Unit
(CTMU) was revised to change the description of the
IRNG bits in CTMUICON (Register 25-3). Setting 01
is the base current level (0.55 A nominal) and setting
00 is 1000x base current.
Section 29.0 Electrical Characteristics was revised
to change the following typical IPD specifications:
DC20h/i/j/k from 204 A to 200 A
DC60h/i/j/k from 0.15 A to 0.025 A
DC60l/m/n/o from 0.25 A to 0.040 A
DC72h/i/j/k from 0.80 A to 0.70 A

NOTES:

INDEX
A Output Compare (Double-Buffered,
16-Bit PWM Mode) .......................................... 158
A/D
Control Registers ..................................................... 214 PIC24F CPU Core ..................................................... 32
AD1CHITH/L .................................................... 214 PIC24FV32KA304 Family (General) ......................... 17
PSV Operation ........................................................... 57
AD1CHS .......................................................... 214
AD1CON1 ........................................................ 214 Reset System ............................................................ 73
AD1CON2 ........................................................ 214 RTCC ....................................................................... 189
Serial Resistor ......................................................... 133
AD1CON3 ........................................................ 214
AD1CON5 ........................................................ 214 Shared I/O Port Structure ........................................ 139
AD1CSSL/H ..................................................... 214 Simplified UART ...................................................... 181
SPIx Module (Enhanced Buffer Mode) .................... 167
AD1CTMENH/L ............................................... 214
Conversion Timing Requirements .................... 286, 288 SPIx Module (Standard Buffer Mode) ...................... 166
Module Specifications .............................................. 285 System Clock ........................................................... 117
Table Register Addressing ........................................ 59
Result Buffers .......................................................... 214
Sampling Requirements ........................................... 223 Timer2/3, Timer4/5 (32-Bit) ..................................... 146
Transfer Function ..................................................... 224 Watchdog Timer (WDT) ........................................... 249
Brown-out Reset
AC Characteristics
Capacitive Loading Requirements on Trip Points ............................................................... 266
Output Pins ...................................................... 280 C
Comparator .............................................................. 284
C Compilers
Comparator Voltage Reference Settling Time ......... 284
MPLAB C18 ............................................................. 252
Internal RC Accuracy ............................................... 282
Charge Time Measurement Unit. See CTMU.
Internal RC Oscillator Specifications ........................ 282
Code Examples
Load Conditions and Requirements ......................... 280
Data EEPROM Bulk Erase ........................................ 71
Temperature and Voltage Specifications ................. 280
Data EEPROM Unlock Sequence ............................. 67
Assembler
Erasing a Program Memory Row,
MPASM Assembler .................................................. 252
C Language Code ............................................ 63
B Erasing a Program Memory Row, Assembly
Language Code ................................................. 62
Baud Rate Generator
Setting as a Bus Master ........................................... 175 I/O Port Write/Read ................................................. 142
Block Diagrams Initiating a Programming Sequence,
C Language Code ............................................ 64
12-Bit A/D Converter ................................................ 212
12-Bit A/D Converter Analog Input Model ................ 223 Initiating a Programming Sequence,
16-Bit Asynchronous Timer3 and Timer5 ................ 147 Assembly Language Code ................................ 64
Loading the Write Buffers, C Language Code ......... 64
16-Bit Synchronous Timer2 and Timer4 .................. 147
16-Bit Timer1 ........................................................... 143 Loading the Write Buffers, Assembly
Accessing Program Memory with Table Language Code ................................................. 63
Programming a Single Word of Flash
Instructions ........................................................ 56
CALL Stack Frame ..................................................... 53 Program Memory ............................................... 65
Comparator Module ................................................. 225 PWRSAV Instruction Syntax ................................... 127
Reading the Data EEPROM Using the
Comparator Voltage Reference ............................... 229
CPU Programmers Model ......................................... 33 TBLRD Command ............................................. 72
CRC Module ............................................................ 203 Sequence for Clock Switching ................................. 124
Setting the RTCWREN Bit ....................................... 190
CRC Shift Engine ..................................................... 203
CTMU Connections and Internal Configuration Single-Word Erase .................................................... 70
for Capacitance Measurement ......................... 232 Single-Word Write to Data EEPROM ........................ 71
Ultra Low-Power Wake-up Initialization ................... 133
CTMU Typical Connections and Internal
Configuration for Pulse Delay Generation ....... 233 Unlock Sequence .................................................... 128
CTMU Typical Connections and Internal Code Protection ............................................................... 250
Comparator ...................................................................... 225
Configuration for Time Measurement .............. 233
Data Access From Program Space Address Comparator Voltage Reference ....................................... 229
Configuring .............................................................. 229
Generation ......................................................... 54
Data EEPROM Addressing with TBLPAG and Configuration Bits ............................................................ 239
NVM Registers ................................................... 69 Core Features .................................................................... 13
CPU
High/Low-Voltage Detect (HLVD) ............................ 209
I2C Module ............................................................... 174 ALU ............................................................................ 35
Individual Comparator Configurations ...................... 226 Control Registers ....................................................... 34
Core Registers ........................................................... 32
Input Capture ........................................................... 151
On-Chip Regulator Connections .............................. 248 Programmers Model ................................................. 31
Output Compare (16-Bit Mode) ................................ 156

CRC Errata ................................................................................. 11
Registers .................................................................. 205 Examples
Typical Operation ..................................................... 205 Baud Rate Error Calculation (BRGH = 0) ................ 182
User Interface .......................................................... 204
Data ................................................................. 204 F
Data Shift Direction .......................................... 205 Flash Program Memory
Interrupt Operation ........................................... 205 Control Registers ....................................................... 60
Polynomial ....................................................... 204 Enhanced ICSP Operation ........................................ 60
CTMU Programming Algorithm ............................................. 62
Measuring Capacitance ........................................... 231 Programming Operations ........................................... 60
Measuring Time ....................................................... 233 RTSP Operation ........................................................ 60
Pulse Generation and Delay .................................... 233 Table Instructions ...................................................... 59
Customer Change Notification Service ............................ 317
Customer Notification Service .......................................... 317
H
Customer Support ............................................................ 317 High/Low-Voltage Detect (HLVD) .................................... 209
D I
Data EEPROM Memory ..................................................... 67 I/O Ports
Erasing ....................................................................... 70 Analog Port Configuration ........................................ 140
Operations ................................................................. 69 Analog Selection Registers ...................................... 140
Programming Input Change Notification ........................................ 142
Bulk Erase .......................................................... 71 Open-Drain Configuration ........................................ 140
Reading Data EEPROM .................................... 72 Parallel (PIO) ........................................................... 139
Single-Word Write .............................................. 71 I2C
Programming Control Registers Clock Rates ............................................................. 175
NVMADR(U) ...................................................... 69 Communicating as Master in Single Master
NVMCON ........................................................... 67 Environment .................................................... 173
NVMKEY ............................................................ 67 Pin Remapping Options ........................................... 173
Data Memory Reserved Addresses ............................................... 175
Address Space ........................................................... 39 Slave Address Masking ........................................... 175
Memory Map .............................................................. 39 In-Circuit Debugger .......................................................... 250
Near Data Space ....................................................... 40 In-Circuit Serial Programming (ICSP) .............................. 250
Organization ............................................................... 40 Input Capture
SFR Space ................................................................. 40 32-Bit Mode ............................................................. 152
Software Stack ........................................................... 53 Operations ............................................................... 152
Space Width ............................................................... 39 Synchronous and Trigger Modes ............................. 151
DC Characteristics Input Capture with Dedicated Timers .............................. 151
Comparator .............................................................. 278 Instruction Set
Comparator Voltage Reference ............................... 278 Opcode Symbols ..................................................... 256
CTMU Current Source ............................................. 279 Overview .................................................................. 257
Data EEPROM Memory ........................................... 278 Summary ................................................................. 255
High/Low-Voltage Detect ......................................... 266 Internet Address .............................................................. 317
I/O Pin Input Specifications ...................................... 276 Interrupts
I/O Pin Output Specifications ................................... 277 Alternate Interrupt Vector Table (AIVT) ..................... 79
Idle Current (IIDLE) ................................................... 269 Control and Status Registers ..................................... 82
Internal Voltage Regulator Specifications ................ 279 Implemented Vectors ................................................. 81
Operating Current (IDD) ............................................ 267 Interrupt Vector Table (IVT) ....................................... 79
Power-Down Current (IPD) ....................................... 271 Reset Sequence ........................................................ 79
Program Memory ..................................................... 277 Setup Procedures .................................................... 115
Temperature and Voltage Specifications ................. 265 Trap Vectors .............................................................. 81
Development Support ...................................................... 251 Vector Table .............................................................. 80
Device Features (Summary) ........................................ 15, 16
M
E Microchip Internet Web Site ............................................. 317
Electrical Characteristics MPLAB ASM30 Assembler, Linker, Librarian .................. 252
Absolute Maximum Ratings ..................................... 263 MPLAB Integrated Development Environment
Thermal Operating Conditions ................................. 265 Software .................................................................. 251
Thermal Packaging Characteristics ......................... 265 MPLAB PM3 Device Programmer ................................... 254
V/F Graphs ............................................................... 264 MPLAB REAL ICE In-Circuit Emulator System ............... 253
Equations MPLINK Object Linker/MPLIB Object Librarian ............... 252
Baud Rate Reload Calculation ................................. 175
N
Calculating the PWM Period .................................... 159
Calculation for Maximum PWM Resolution .............. 159 Near Data Space ............................................................... 40
Device and SPI Clock Speed Relationship .............. 172
PWM Period and Duty Cycle Calculations ............... 159
UART Baud Rate with BRGH = 0 ............................ 182
UART Baud Rate with BRGH = 1 ............................ 182

O I2C ............................................................................. 46
On-Chip Voltage Regulator .............................................. 248 ICN ............................................................................ 42
Oscillator Configuration Input Capture ............................................................. 44
Interrupt Controller ..................................................... 43
Clock Switching ........................................................ 123
Sequence ......................................................... 123 NVM ........................................................................... 52
Configuration Values for Clock Selection ................. 118 Output Compare ........................................................ 45
Pad Configuration ...................................................... 48
CPU Clocking Scheme ............................................ 118
Initial Configuration on POR .................................... 118 PMD ........................................................................... 52
Reference Clock Output ........................................... 124 PORTA ...................................................................... 47
PORTB ...................................................................... 47
Output Compare
32-Bit Mode .............................................................. 155 PORTC ...................................................................... 48
Operations ............................................................... 157 Real-Time Clock and Calendar (RTCC) .................... 50
SPI ............................................................................. 47
Subcycle Resolution ................................................ 160
Synchronous and Trigger Modes ............................. 155 Timer ......................................................................... 44
UART ......................................................................... 46
P Ultra Low-Power Wake-up ......................................... 52
Packaging Registers
Details ...................................................................... 292 AD1CHITH (A/D Scan Compare Hit,
Marking .................................................................... 289 High Word) ...................................................... 220
Pinout Descriptions ............................................................ 18 AD1CHITH (A/D Scan Compare Hit, Low Word) ..... 220
Power-Saving ................................................................... 137 AD1CHS (A/D Sample Select) ................................ 219
Power-Saving Features ................................................... 127 AD1CON1 (A/D Control 1) ....................................... 215
Clock Frequency, Clock Switching ........................... 127 AD1CON2 (A/D Control 2) ....................................... 216
Coincident Interrupts ................................................ 128 AD1CON3 (A/D Control 3) ....................................... 217
Instruction-Based Modes ......................................... 127 AD1CON5 (A/D Control 5) ....................................... 218
Deep Sleep ...................................................... 128 AD1CTMENH (CTMU Enable, High Word) ............. 222
Idle ................................................................... 128 AD1CTMENL (CTMU Enable, Low Word) ............... 222
Sleep ................................................................ 127 ADCSSH (A/D Input Scan Select, High Word) ........ 221
Selective Peripheral Control .................................... 137 ADCSSL (A/D Input Scan Select, Low Word) ......... 221
Ultra Low-Power Wake-up ....................................... 133 ALCFGRPT (Alarm Configuration) .......................... 194
Voltage Regulator-Based ......................................... 135 ALMINSEC (Alarm Minutes and Seconds
Deep Sleep Mode ............................................ 135 Value) .............................................................. 198
Fast Wake-up Sleep Mode .............................. 135 ALMTHDY (Alarm Month and Day Value) ............... 197
Retention Sleep Mode ..................................... 135 ALWDHR (Alarm Weekday and Hours Value) ........ 197
Run Mode ........................................................ 135 ANSA (Analog Selection, PORTA) .......................... 140
Sleep (Standby) Mode ..................................... 135 ANSB (Analog Selection, PORTB) .......................... 141
Product Identification System .......................................... 319 ANSC (Analog Selection, PORTC) .......................... 141
Program and Data Memory CLKDIV (Clock Divider) ........................................... 121
Access Using Table Instructions ................................ 55 CMSTAT (Comparator Status) ................................ 228
Program Space Visibility ............................................ 57 CMxCON (Comparator x Control) ........................... 227
Program and Data Memory Spaces CORCON (CPU Control) ........................................... 35
Addressing ................................................................. 53 CORCON (CPU Core Control) .................................. 84
Interfacing .................................................................. 53 CRCCON1 (CRC Control 1) .................................... 206
Program Memory CRCCON2 (CRC Control 2) .................................... 207
Address Space ........................................................... 37 CRCXORH (CRC XOR Polynomial, High Byte) ...... 208
Device Configuration Words ...................................... 38 CRCXORL (CRC XOR Polynomial, Low Byte) ........ 207
Hard Memory Vectors ................................................ 38 CTMUCON (CTMU Control 1) ................................. 234
Memory Map .............................................................. 37 CTMUCON2 (CTMU Control 2) ............................... 235
Organization ............................................................... 38 CTMUICON (CTMU Current Control) ...................... 237
Program Verification ........................................................ 250 CVRCON (Comparator Voltage
Pulse-Width Modulation (PWM) Mode ............................. 158 Reference Control) .......................................... 230
Pulse-Width Modulation. See PWM. DEVID (Device ID) ................................................... 246
PWM DEVREV (Device Revision) ..................................... 247
Duty Cycle and Period ............................................. 159 DSCON (Deep Sleep Control) ................................. 131
DSWAKE (Deep Sleep Wake-up Source) ............... 132
R FBS (Boot Segment Configuration) ......................... 239
Reader Response ............................................................ 318 FDS (Deep Sleep Configuration) ............................. 245
Register Maps FGS (General Segment Configuration) ................... 240
A/D Converter (ADC) ................................................. 49 FICD (In-Circuit Debugger Configuration) ............... 244
Analog Select ............................................................. 50 FOSC (Oscillator Configuration) .............................. 241
Clock Control ............................................................. 51 FOSCSEL (Oscillator Selection Configuration) ....... 240
CPU Core ................................................................... 41 FPOR (Reset Configuration) ................................... 243
CRC ........................................................................... 51 FWDT (Watchdog Timer Configuration) .................. 242
CTMU ......................................................................... 50 HLVDCON (High/Low-Voltage Detect Control) ....... 210
Deep Sleep ................................................................ 51 I2CxMSK (I2Cx Slave Mode Address Mask) ........... 180

I2CxSTAT (I2Cx Status) .......................................... 178 Resets
I2CxxCON (I2Cx Control) ........................................ 176 Brown-out Reset (BOR) ............................................. 77
ICxCON1 (Input Capture x Control 1) ...................... 153 Clock Source Selection .............................................. 75
ICxCON2 (Input Capture x Control 2) ...................... 154 Deep Sleep BOR (DSBOR) ....................................... 77
IEC0 (Interrupt Enable Control 0) .............................. 93 Delay Times ............................................................... 76
IEC1 (Interrupt Enable Control 1) .............................. 94 Device Times ............................................................. 76
IEC2 (Interrupt Enable Control 2) .............................. 95 RCON Flag Operation ............................................... 75
IEC3 (Interrupt Enable Control 3) .............................. 96 SFR States ................................................................ 77
IEC4 (Interrupt Enable Control 4) .............................. 97 Revision History ............................................................... 311
IEC5 (Interrupt Enable Control 5) .............................. 98 RTCC ............................................................................... 189
IFS0 (Interrupt Flag Status 0) .................................... 87 Alarm Configuration ................................................. 200
IFS1 (Interrupt Flag Status 1) .................................... 88 Alarm Mask Settings (figure) ................................... 201
IFS2 (Interrupt Flag Status 2) .................................... 89 Calibration ............................................................... 200
IFS3 (Interrupt Flag Status 3) .................................... 90 Module Registers ..................................................... 190
IFS4 (Interrupt Flag Status 4) .................................... 91 Mapping ........................................................... 190
IFS5 (Interrupt Flag Status 5) .................................... 92 Clock Source Selection ........................... 190
INTCON1 (Interrupt Control 1) ................................... 85 Write Lock ........................................................ 190
INTTREG (Interrupt Control and Status) .................. 114 Source Clock ........................................................... 189
IPC0 (Interrupt Priority Control 0) .............................. 99
IPC1 (Interrupt Priority Control 1) ............................ 100 S
IPC12 (Interrupt Priority Control 12) ........................ 109 Serial Peripheral Interface. See SPI.
IPC120 (Interrupt Priority Control 20) ...................... 113 SFR Space ........................................................................ 40
IPC15 (Interrupt Priority Control 15) ........................ 110 Software Simulator (MPLAB SIM) ................................... 253
IPC16 (Interrupt Priority Control 16) ........................ 111 Software Stack ................................................................... 53
IPC18 (Interrupt Priority Control 18) ........................ 112
IPC2 (Interrupt Priority Control 2) ............................ 101
T
IPC3 (Interrupt Priority Control 3) ............................ 102 Timer1 .............................................................................. 143
IPC4 (Interrupt Priority Control 4) ............................ 103 Timer2/3 ........................................................................... 145
IPC5 (Interrupt Priority Control 5) ............................ 104 Timer2/3 and Timer4/5 .................................................... 145
IPC6 (Interrupt Priority Control 6) ............................ 105 Timing Diagrams
IPC7 (Interrupt Priority Control 7) ............................ 106 CLKO and I/O Timing .............................................. 283
IPC8 (Interrupt Priority Control 8) ............................ 107 External Clock .......................................................... 281
IPC9 (Interrupt Priority Control 9) ............................ 108 Timing Requirements
MINSEC (RTCC Minutes and Seconds Value) ........ 196 CLKO and I/O .......................................................... 283
MTHDY (RTCC Month and Day Value) ................... 195 External Clock .......................................................... 281
NVMCON (Flash Memory Control) ............................ 61 PLL Clock Specifications ......................................... 282
NVMCON (Nonvolatile Memory Control) ................... 68
U
OCxCON1 (Output Compare x Control 1) ............... 161
OCxCON2 (Output Compare x Control 2) ............... 163 UART ............................................................................... 181
OSCCON (Oscillator Control) .................................. 119 Baud Rate Generator (BRG) ................................... 182
OSCTUN (FRC Oscillator Tune) .............................. 122 Break and Sync Transmit Sequence ....................... 183
PADCFG1 (Pad Configuration Control) ................... 180 IrDA Support ............................................................ 183
RCFGCAL (RTCC Calibration and Operation of UxCTS and UxRTS Control Pins ........ 183
Configuration) .................................................. 191 Receiving in 8-Bit or 9-Bit Data Mode ...................... 183
RCON (Reset Control) ............................................... 74 Transmitting in 8-Bit Data Mode .............................. 183
REFOCON (Reference Oscillator Control) ............... 125 Transmitting in 9-Bit Data Mode .............................. 183
RTCCSWT (Control/Sample Window Timer) ........... 199 W
RTCPWC (RTCC Configuration 2) .......................... 193
SPIxCON1 (SPIx Control 1) ..................................... 170 Watchdog Timer
Deep Sleep (DSWDT) ............................................. 250
SPIxCON2 (SPIx Control 2) ..................................... 171
SPIxSTAT (SPIx Status and Control) ...................... 168 Watchdog Timer (WDT) ................................................... 248
SR (ALU STATUS) .............................................. 34, 83 Windowed Operation ............................................... 249
WWW Address ................................................................ 317
T1CON (Timer1 Control) .......................................... 144
TxCON (Timer2/4 Control) ....................................... 148 WWW, On-Line Support .................................................... 11
TyCON (Timer3/5 Control) ....................................... 149
ULPWCON (ULPWU Control) .................................. 134
UxMODE (UARTx Mode) ......................................... 184
UxRXREG (UARTx Receive) ................................... 188
UxSTA (UARTx Status and Control) ........................ 186
UxTXREG (UARTx Transmit) .................................. 188
WKDYHR (RTCC Weekday and Hours Value) ........ 196
YEAR (RTCC Year Value) ....................................... 195

THE MICROCHIP WEB SITE CUSTOMER SUPPORT
Microchip provides online support via our WWW site at Users of Microchip products can receive assistance
www.microchip.com. This web site is used as a means through several channels:
to make files and information easily available to Distributor or Representative
customers. Accessible by using your favorite Internet
Local Sales Office
browser, the web site contains the following
information: Field Application Engineer (FAE)
Technical Support
Product Support Data sheets and errata,
application notes and sample programs, design Development Systems Information Line
resources, users guides and hardware support Customers should contact their distributor,
documents, latest software releases and archived representative or field application engineer (FAE) for
software support. Local sales offices are also available to help
General Technical Support Frequently Asked customers. A listing of sales offices and locations is
Questions (FAQ), technical support requests, included in the back of this document.
online discussion groups, Microchip consultant Technical support is available through the web site
program member listing at: http://microchip.com/support
Business of Microchip Product selector and
ordering guides, latest Microchip press releases,
listing of seminars and events, listings of
Microchip sales offices, distributors and factory
representatives
CUSTOMER CHANGE NOTIFICATION

SERVICE
Microchips customer notification service helps keep
customers current on Microchip products. Subscribers
will receive e-mail notification whenever there are
changes, updates, revisions or errata related to a
specified product family or development tool of interest.
To register, access the Microchip web site at
www.microchip.com. Under Support, click on
Customer Change Notification and follow the
registration instructions.

READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip
product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our
documentation can better serve you, please FAX your comments to the Technical Publications Manager at
(480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.
TO: Technical Publications Manager Total Pages Sent ________

RE: Reader Response
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N
Device: PIC24FV32KA304 Family Literature Number: DS39995B
Questions:
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?

PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
PIC 24 FV 32 KA3 04 T - I / PT - XXX Examples:

a) PIC24FV32KA304-I/ML: Wide voltage range,
Microchip Trademark General Purpose, 32 -Kbyte program memory,
44-pin, Industrial temp, QFN package
Architecture
b) PIC24F16KA302-I/SS: Standard voltage range,
Flash Memory Family General Purpose, 16-Kbyte program memory,
28-pin, Industrial temp, SSOP package
Program Memory Size (KB)
Product Group
Pin Count
Tape and Reel Flag (if applicable)
Temperature Range
Package
Pattern
Architecture 24 = 16-bit modified Harvard without DSP
Flash Memory Family F = Standard voltage range Flash program memory

FV = Wide voltage range Flash program memory
Product Group KA3 = General purpose microcontrollers
Pin Count 01 = 20-pin

02 = 28-pin
04 = 44-pin
Temperature Range I = -40C to +85C (Industrial)
Package SP = SPDIP
SO = SOIC
SS = SSOP
ML = QFN
P = PDIP
PT = TQFP
Pattern Three-digit QTP, SQTP, Code or Special Requirements

(blank otherwise)
ES = Engineering Sample

Worldwide Sales and Service
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office India - Bangalore Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 91-80-3090-4444 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 91-80-3090-4123 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon Denmark - Copenhagen
India - New Delhi
Fax: 480-792-7277 Hong Kong Tel: 45-4450-2828
Tel: 91-11-4160-8631
Technical Support: Tel: 852-2401-1200 Fax: 45-4485-2829
Fax: 91-11-4160-8632
http://www.microchip.com/ Fax: 852-2401-3431
India - Pune France - Paris
support
Australia - Sydney Tel: 91-20-2566-1512 Tel: 33-1-69-53-63-20
Web Address:
Tel: 61-2-9868-6733 Fax: 91-20-2566-1513 Fax: 33-1-69-30-90-79
www.microchip.com
Fax: 61-2-9868-6755 Germany - Munich
Atlanta Japan - Yokohama
China - Beijing Tel: 81-45-471- 6166 Tel: 49-89-627-144-0
Duluth, GA
Tel: 86-10-8528-2100 Fax: 81-45-471-6122 Fax: 49-89-627-144-44
Tel: 678-957-9614
Fax: 86-10-8528-2104 Italy - Milan
Fax: 678-957-1455 Korea - Daegu
China - Chengdu Tel: 39-0331-742611
Boston Tel: 82-53-744-4301
Tel: 86-28-8665-5511 Fax: 82-53-744-4302 Fax: 39-0331-466781
Westborough, MA
Tel: 774-760-0087 Fax: 86-28-8665-7889 Netherlands - Drunen
Korea - Seoul
Fax: 774-760-0088 China - Chongqing Tel: 82-2-554-7200 Tel: 31-416-690399
Tel: 86-23-8980-9588 Fax: 82-2-558-5932 or Fax: 31-416-690340
Chicago
Itasca, IL Fax: 86-23-8980-9500 82-2-558-5934 Spain - Madrid
Tel: 630-285-0071 China - Hong Kong SAR Tel: 34-91-708-08-90
Malaysia - Kuala Lumpur
Fax: 630-285-0075 Tel: 852-2401-1200 Tel: 60-3-6201-9857 Fax: 34-91-708-08-91
Cleveland Fax: 852-2401-3431 Fax: 60-3-6201-9859 UK - Wokingham
Independence, OH China - Nanjing Tel: 44-118-921-5869
Malaysia - Penang
Tel: 216-447-0464 Tel: 86-25-8473-2460 Fax: 44-118-921-5820
Tel: 60-4-227-8870
Fax: 216-447-0643 Fax: 86-25-8473-2470 Fax: 60-4-227-4068
Dallas China - Qingdao Philippines - Manila
Addison, TX Tel: 86-532-8502-7355 Tel: 63-2-634-9065
Tel: 972-818-7423 Fax: 86-532-8502-7205 Fax: 63-2-634-9069
Fax: 972-818-2924
China - Shanghai Singapore
Detroit Tel: 86-21-5407-5533 Tel: 65-6334-8870
Farmington Hills, MI Fax: 86-21-5407-5066 Fax: 65-6334-8850
Tel: 248-538-2250
China - Shenyang Taiwan - Hsin Chu
Fax: 248-538-2260
Tel: 86-24-2334-2829 Tel: 886-3-6578-300
Indianapolis Fax: 86-24-2334-2393
Noblesville, IN Fax: 886-3-6578-370
Tel: 317-773-8323 China - Shenzhen Taiwan - Kaohsiung
Fax: 317-773-5453 Tel: 86-755-8203-2660 Tel: 886-7-213-7830
Fax: 86-755-8203-1760 Fax: 886-7-330-9305
Los Angeles
Mission Viejo, CA China - Wuhan Taiwan - Taipei
Tel: 949-462-9523 Tel: 86-27-5980-5300 Tel: 886-2-2500-6610
Fax: 949-462-9608 Fax: 86-27-5980-5118 Fax: 886-2-2508-0102
Santa Clara China - Xian Thailand - Bangkok

Santa Clara, CA Tel: 86-29-8833-7252 Tel: 66-2-694-1351
Tel: 408-961-6444 Fax: 86-29-8833-7256 Fax: 66-2-694-1350
Fax: 408-961-6445 China - Xiamen
Toronto Tel: 86-592-2388138
Mississauga, Ontario, Fax: 86-592-2388130
Canada China - Zhuhai
Tel: 905-673-0699 Tel: 86-756-3210040
Fax: 905-673-6509 Fax: 86-756-3210049
02/18/11

B

Uploaded by

Copyright:

Available Formats

B

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

B

Uploaded by

Copyright:

Available Formats

PIC24FV32KA304

2011 Microchip Technology Inc. DS39995B

Information contained in this publication regarding device Trademarks

DS39995B-page 2 2011 Microchip Technology Inc.

2011 Microchip Technology Inc. DS39995B-page 3

12-Bit A/D (ch)

PIC24FV16KA301 20 16K 2K 512 5 3 3 2 2 2 12 3 12 Y

DS39995B-page 4 2011 Microchip Technology Inc.

2011 Microchip Technology Inc. DS39995B-page 5

DS39995B-page 6 2011 Microchip Technology Inc.

2011 Microchip Technology Inc. DS39995B-page 7

DS39995B-page 8 2011 Microchip Technology Inc.

2011 Microchip Technology Inc. DS39995B-page 9

DS39995B-page 10 2011 Microchip Technology Inc.

TO OUR VALUED CUSTOMERS

Most Current Data Sheet

Customer Notification System

2011 Microchip Technology Inc. DS39995B-page 11

DS39995B-page 12 2011 Microchip Technology Inc.

2011 Microchip Technology Inc. DS39995B-page 13

DS39995B-page 14 2011 Microchip Technology Inc.

Operating Frequency DC 32 MHz

2011 Microchip Technology Inc. DS39995B-page 15

Operating Frequency DC 32 MHz

DS39995B-page 16 2011 Microchip Technology Inc.

Interrupt Data Bus

PSV and Table Data Latch

Address Latch Read AGU

VCAP VDD, VSS MCLR

IC1-3 PWM/ CN1-22(1) SPI1 I2C1 UART1/2

2011 Microchip Technology Inc. DS39995B-page 17

Pin Number Pin Number

AN0 2 19 2 27 19 21 2 19 2 27 19 21 I ANA A/D Analog Inputs

C1INB 7 4 6 3 23 25 7 4 6 3 23 25 I ANA Comparator 1 Input B (-)

Pin Number Pin Number

C3INA 18 15 26 23 15 16 18 15 26 23 15 16 I ANA Comparator 3 Input A (+)

Pin Number Pin Number

CVREF- 3 20 3 28 20 22 3 20 3 28 20 22 I ANA Comparator Reference Negative

Pin Number Pin Number

CTED2 12 9 17 14 44 48 12 9 17 14 44 48 I ST CTMU Trigger Edge Inputs

OSCI 7 4 9 6 30 33 7 4 9 6 30 33 I ANA Main Oscillator Input

Pin Number Pin Number

Pin Number Pin Number

RC0 25 27 25 27 I/O ST PORTC Pins

SS2 15 12 23 20 10,35 11,38 15 12 23 20 10,35 11,38 O SPI2 Slave Select

Pin Number Pin Number

T5CK 6 3 6 3 23 25 6 3 6 3 23 25 I ST Timer5 Clock

Getting started with the PIC24FV32KA304 family

The minimum mandatory connections are shown in

2011 Microchip Technology Inc. DS39995B-page 25

DS39995B-page 26 2011 Microchip Technology Inc.

TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

2011 Microchip Technology Inc. DS39995B-page 27

Capacitance Change (%)

capacitors very attractive in many types of applications. -10

DS39995B-page 28 2011 Microchip Technology Inc.

and other similar noise).

2.7 Unused I/Os DEVICE PINS

Unused I/O pins should be configured as outputs and