Thi Nghiem 4 (Ta)

Lab 4: PS/2 Controller.
I. Target:
_ To design a Nios II Processor system for showing the last 3 bytes received from
PS/2 gates on LCD screen
II. Create New Project Quartus II:

1. Create New Folder/lab4.
2. Double click on Quartus II shortcut on Destop to open user interface.
3. On Quartus II menu bar , select File -> New Project Wizard and design like the below pic.
4. Click Next
5. In the initial box select the data directory to the foldier lab4
The project name has to be the same with folder name lab4.
6. Click Next
7. Select Cyclone II
Available devices : Select Chọn EP2C35F672C6
Click Next
8. Click Next.
9. Click Finish.
10. Click New
11. Select Verilog HDL File -> click OK
III. Create SOPC:
1. Click SOPC Builder to create SOPC
2. System name: nios_system -> Click OK
Target HDL: Verilog

Select: OK
3. In Library : Choose Processors -> Select Nios II Processor to create CPU
4. Select Nios II/s
5. In Library : Select University Program -> Memory -> SRAM/SSRAM Controller
Click Finish
6. In Library : click Interface Protocol -> Serial -> Select JTAG UART -> Finish
7. Select University Program -> Audio & Video -> 16x2 Character Display -> Finish
8. Return to CPU created inside SOPC

In Reset Vector & Exception
9. Select University Program -> Generic IO -> PS2 Controller -> Finish.
10. Click on Auto-Assign Base Addresses in tab System 11. Choose Generate.
If system generation was successful, save and then exit SOPC builder
IV. Verilog code:
module lab4(
// Inputs
CLOCK_50,
CLOCK_27,
EXT_CLOCK,
KEY,
SW,
// Communication
UART_RXD,
// Audio
AUD_ADCDAT,
/******************************************************************
***********/
// Bidirectionals
GPIO_0,
GPIO_1,
// Memory (SRAM)
SRAM_DQ,
// Memory (SDRAM)
DRAM_DQ,
// PS2 Port
PS2_CLK,
PS2_DAT,
// Audio
AUD_BCLK,
AUD_ADCLRCK,
AUD_DACLRCK,
// Char LCD 16x2

LCD_DATA,
// AV Config
I2C_SDAT,
/******************************************************************
***********/
// Outputs
TD_RESET,
// Simple
LEDG,
LEDR,
HEX0,
HEX1,
HEX2,
HEX3,
HEX4,
HEX5,
HEX6,
HEX7,
// Memory (SRAM)
SRAM_ADDR,
SRAM_CE_N,
SRAM_WE_N,
SRAM_OE_N,
SRAM_UB_N,
SRAM_LB_N,
// Communication
UART_TXD,
// Memory (SDRAM)
DRAM_ADDR,
DRAM_BA_1,
DRAM_BA_0,
DRAM_CAS_N,
DRAM_RAS_N,
DRAM_CLK,
DRAM_CKE,
DRAM_CS_N,
DRAM_WE_N,
DRAM_UDQM,
DRAM_LDQM,
// Audio
AUD_XCK,
AUD_DACDAT,
// VGA
VGA_CLK,
VGA_HS,
VGA_VS,
VGA_BLANK,
VGA_SYNC,
VGA_R,
VGA_G,
VGA_B,
// Char LCD 16x2

LCD_ON,
LCD_BLON,
LCD_EN,
LCD_RS,
LCD_RW,
// AV Config
I2C_SCLK,
);
/******************************************************************
***********
* Parameter Declarations *
******************************************************************
***********/
/******************************************************************
***********
* Port Declarations *
******************************************************************
***********/
// Inputs
input CLOCK_50;
input CLOCK_27;
input EXT_CLOCK;
input [3:0] KEY;
input [17:0] SW;
// Communication
input UART_RXD;
// Audio
input AUD_ADCDAT;
// Bidirectionals
inout [35:0] GPIO_0;
inout [35:0] GPIO_1;
// Memory (SRAM)
inout [15:0] SRAM_DQ;
// Memory (SDRAM)
inout [15:0] DRAM_DQ;
// PS2 Port
inout PS2_CLK;
inout PS2_DAT;
// Audio
inout AUD_BCLK;
inout AUD_ADCLRCK;
inout AUD_DACLRCK;
// AV Config
inout I2C_SDAT;
// Char LCD 16x2

inout [ 7: 0] LCD_DATA;
// Outputs
output TD_RESET;
// Simple
output [8:0] LEDG;
output [17:0] LEDR;
output [6:0] HEX0;

output [6:0] HEX1;
output [6:0] HEX2;
output [6:0] HEX3;
output [6:0] HEX4;
output [6:0] HEX5;
output [6:0] HEX6;
output [6:0] HEX7;
// Memory (SRAM)
output [17:0] SRAM_ADDR;
output SRAM_CE_N;
output SRAM_WE_N;
output SRAM_OE_N;
output SRAM_UB_N;
output SRAM_LB_N;
// Communication
output UART_TXD;
// Memory (SDRAM)
output [11:0] DRAM_ADDR;
output DRAM_BA_1;
output DRAM_BA_0;
output DRAM_CAS_N;
output DRAM_RAS_N;
output DRAM_CLK;
output DRAM_CKE;
output DRAM_CS_N;
output DRAM_WE_N;
output DRAM_UDQM;
output DRAM_LDQM;
// Audio
output AUD_XCK;
output AUD_DACDAT;
// VGA
output VGA_CLK;
output VGA_HS;
output VGA_VS;
output VGA_BLANK;
output VGA_SYNC;
output [ 9: 0] VGA_R;
output [ 9: 0] VGA_G;
output [ 9: 0] VGA_B;
// Char LCD 16x2

output LCD_ON;
output LCD_BLON;
output LCD_EN;
output LCD_RS;
output LCD_RW;
// AV Config
output I2C_SCLK;
/******************************************************************
***********
* Internal Wires and Registers Declarations *
******************************************************************
***********/
// Internal Wires
// Used to connect the Nios 2 system clock to the non-shifted output of the PLL
wire system_clk;
// Internal Registers
// State Machine Registers
/******************************************************************
***********
* Finite State Machine(s) *
******************************************************************
***********/
/******************************************************************
***********
* Sequential Logic *
******************************************************************
***********/
/******************************************************************
***********
* Combinational Logic *
******************************************************************
***********/
// Output Assignments
assign TD_RESET = 1'b1;
assign GPIO_0[ 0] = 1'bZ;
assign GPIO_0[16] = 1'bZ;
/******************************************************************
***********
* Internal Modules *
******************************************************************
***********/
nios_system NiosII(
// 1) global signals:
.clk_0(CLOCK_50),
.reset_n(KEY[0]),
// the_PS_2
.PS2_CLK_to_and_from_the_PS_2(PS2_CLK),
.PS2_DAT_to_and_from_the_PS_2(PS2_DAT),
// the_SRAM
.SRAM_ADDR_from_the_SRAM(SRAM_ADDR),
.SRAM_CE_N_from_the_SRAM(SRAM_CE_N),
.SRAM_DQ_to_and_from_the_SRAM(SRAM_DQ),
.SRAM_LB_N_from_the_SRAM(SRAM_LB_N),
.SRAM_OE_N_from_the_SRAM(SRAM_OE_N),
.SRAM_UB_N_from_the_SRAM(SRAM_UB_N),
.SRAM_WE_N_from_the_SRAM(SRAM_WE_N),
// the_character_lcd_0
.LCD_BLON_from_the_character_lcd_0(LCD_BLON),
.LCD_DATA_to_and_from_the_character_lcd_0(LCD_DATA),
.LCD_EN_from_the_character_lcd_0(LCD_EN),
.LCD_ON_from_the_character_lcd_0(LCD_ON),
.LCD_RS_from_the_character_lcd_0(LCD_RS),
.LCD_RW_from_the_character_lcd_0(LCD_RW)
)
;
wire a, b;
// sdram_pll neg_3ns (CLOCK_50, DRAM_CLK, system_clk);
//temp_pll aud_clk (1'b0, CLOCK_27, a, AUD_XCK, b);
endmodule
1. Save into project folder.

2. Assignments Import Assignments Select file DE2_pin_assignments.csv Open
3. Start COMPILE
V. C code trên NIOS II 9.1 IDE

1. Select File -> Switch workspace, Create 1 new software soldier for the project, then exit tab
Welcome.
2. Select File New Nios II C/C++ Application

3. Rename project. Choose Blank Project.
Select data directory for file nios_system.ptf (created in steps above) inside SOPC Builder System
PTF File.
Then select Finish
4. Select lab4_syslib[nios_system] -> Build Project
5. Right-mouse click lab4 New Source File. Rename source file to same name of the
project
6. Programming on NIOS.
#include "altera_up_avalon_character_lcd.h"
#include "altera_up_avalon_ps2.h"
#include "altera_up_ps2_keyboard.h"
#include "sys/alt_stdio.h"
#include "system.h"
#include <string.h>
#include <unistd.h>
int main(){
char text_top_row[40] = "Digital System\0";
char text_bottom_row[40] = "Lab4 Ps2\0";
//char buffer[50];
//int delay;
alt_up_character_lcd_dev *lcd_dev;
alt_up_ps2_dev *ps2_dev;
ps2_dev=alt_up_ps2_open_dev("/dev/PS_2");
alt_up_ps2_init(ps2_dev);
/*used for PS_2 port data*/
alt_u8 byte1;
char byte2;
KB_CODE_TYPE decode_mode;
char second_row0[]="A ";

char second_row1[]="B ";
char second_row2[]="C ";
char second_row3[]="D ";
char second_row4[]="E ";
char second_row5[]="F ";
char second_row6[]="G ";
char second_row7[]="H ";
char second_row8[]="I ";
char second_row9[]="J ";
char second_row10[]="K ";
char second_row11[]="L ";
char second_row12[]="M ";
char second_row13[]="N ";
char second_row14[]="O ";
char second_row15[]="P ";
char second_row16[]="Q ";
char second_row17[]="R ";
char second_row18[]="S ";
char second_row19[]="T ";
char second_row20[]="U ";
char second_row21[]="V ";
char second_row22[]="W ";
char second_row23[]="X ";
char second_row24[]="Y ";
char second_row25[]="Z ";
char first_row26[]="0 ";

/*open LCD*/
lcd_dev = alt_up_character_lcd_open_dev ("/dev/character_lcd_0");
if (lcd_dev == NULL)
alt_printf ("Error: could not open character LCD\n");
else
alt_printf ("Opened character LCD device\n");
alt_up_character_lcd_set_cursor_pos (lcd_dev, 0, 0);
alt_up_character_lcd_string (lcd_dev, text_top_row);
alt_up_character_lcd_set_cursor_pos (lcd_dev, 0, 1);
alt_up_character_lcd_string (lcd_dev, text_bottom_row);
alt_up_character_lcd_cursor_off (lcd_dev);
usleep (5000000);
alt_up_character_lcd_init (lcd_dev);
while (1){
decode_scancode(ps2_dev, &decode_mode, &byte1, &byte2);
if(decode_mode == KB_ASCII_MAKE_CODE)
switch(byte1)
{case 0x1C:
alt_up_character_lcd_set_cursor_pos(lcd_dev,0,1);
alt_up_character_lcd_string(lcd_dev,second_row0);
break;
case 0x32:
break;
case 0x21:
break;
case 0x23:
break;
case 0x24:
break;
case 0x2B:
break;
case 0x34:
break;
case 0x33:
break;
case 0x43:
break;
case 0x3b:
break;
case 0x42:
break;
case 0x4b:
break;
case 0x3a:
break;
case 0x31:
break;
case 0x44:
break;
case 0x4d:
break;
case 0x15:
break;
case 0x2d:
break;
case 0x1b:
break;
case 0x2c:
break;
case 0x3c:
case 0x2a:
break;
case 0x1d:
break;
case 0x22:
break;
case 0x35:
break;
case 0x1a:
break;
case 0x45:
alt_up_character_lcd_string(lcd_dev,first_row26);
break;
case 0x16:
break;
case 0x1e:
break;
case 0x26:
break;
case 0x25:
break;
case 0x2e:
break;
case 0x36:
break;
case 0x3d:
break;
case 0x3e:
break;
case 0x46:
break;
}
}
}
7. Save and right click on lab4 -> Build Project
VI. Run Hardware on DE2 board:
1. USB Blaster:
- In window Quartus II, click Programmer in taskbar
2. Run as

Thi Nghiem 4 (Ta)

Uploaded by

Copyright:

Available Formats

Thi Nghiem 4 (Ta)

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Thi Nghiem 4 (Ta)

Uploaded by

Copyright:

Available Formats

Lab 4: PS/2 Controller.

II. Create New Project Quartus II:

2. System name: nios_system -> Click OK

Target HDL: Verilog

8. Return to CPU created inside SOPC

// Char LCD 16x2

// Char LCD 16x2

// Char LCD 16x2

output [6:0] HEX0;

// Char LCD 16x2

// State Machine Registers

1. Save into project folder.

V. C code trên NIOS II 9.1 IDE

2. Select File New Nios II C/C++ Application

char second_row0[]="A ";

char first_row26[]="0 ";

VI. Run Hardware on DE2 board:

- In window Quartus II, click Programmer in taskbar

You might also like