Scribd
Upload
49 views

Lec 7c ProgrammingIO

1. The keyboard and display are non-memory mapped I/O devices with dedicated registers for access. 2. Writing to VRAM addresses C000-FDFF sets pixels on the display; reading the KBDR register returns the last pressed key code. 3. The program polls the KBSR status register to check if KBDR has new keyboard data before reading KBDR.

Uploaded by

Anonymous zN7CjfgnE
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
49 views

Lec 7c ProgrammingIO

1. The keyboard and display are non-memory mapped I/O devices with dedicated registers for access. 2. Writing to VRAM addresses C000-FDFF sets pixels on the display; reading the KBDR register returns the last pressed key code. 3. The program polls the KBSR status register to check if KBDR has new keyboard data before reading KBDR.

Uploaded by

Anonymous zN7CjfgnE
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 7

Programming Input/Output

0000: Trap vector


...
01FF: Interrupt vector
0200: OS code/text
...
OS data
...
OS heap Address KBSR KBDR
... Decode /
2FFF: OS stack Control
3000: USER code/text FSM translation
...
USER data
... Press a key:
USER heap sends scan code to kb ctl;
... translates to ASCII;
FDFF: USER stack
FE00: Device register loads data register, KBDR;
... sets READY bit in KBSR (status).
FFFF: Device register
Memory address decoder does not recognize these memory addresses.

Physical memory locations for addresses FE00 - FFFF are not accessible.

FE00 FE02 FE04 FE06 FFFE


KBSR KBDR DSR DDR MCR

Text-mode Display Interface:

Store (ST) ASCII code to DDR.


Controller sets pixels accordingly.

;---------------------------- Keeps track of current character position.


;---- keyboard access
;-----------------------------
.ORIG x3000

LDI R0, KBDRptr


BRnzp DONE Graphics-mode Display Interface (PennSim):

KBDRptr: Each pixel controlled by individual memory address:


.FILL xFE02
range == C000 - FFDF
DONE:
Pixel at position is controlled by location
;--------------- (0, 0) C000
;-- Execution: (0, 1) C001
;-- R0 <== MEM[ MEM[ 3002 ] ] ...
;-- == MEM[ xFE02 ] (0, 127) C07F
;-- == KBDR (1, 0) C080
(1, 1) C081
...
(123, 127) FDFF

Pixel code == [ 0 RRRRR BBBBB GGGGG ]

RRRRR == Red intensity (00 - 1F)


BBBBB == Blue intensity (00 - 1F)
GGGGG == Green intensity (00 - 1F)
.ORIG x0200
LD R4, PTR
BRnzp MAIN
PTR:
.FILL DATA
MAIN:
LDR R0, R4, #0 ;-- red
LDR R3, R4, #4 ;-- VRAM
STR R0, R3, #0 ;-- (127, 123)
STR R0, R3, #-1 ;-- (127, 122)
STR R0, R3, #-2 ;-- (127, 121)
STR R0, R3, #-3 ;-- (127, 120)
STR R0, R3, #-4 ;-- (127, 119)
STR R0, R3, #-5 ;-- (127, 118)
DATA:
.FILL x7C00 ;-- 0RRR RR00
.FILL xC000 ;-- start of VRAM
.FILL xFDFF ;-- end of VRAM
.END

The VRAM is an I/O device. Writing to the range of addresses C000-FDFF sets pixels on the
display device.

PennSim shows two displays (text-mode, graphics-mode),


but actually there is only one, it can be set in either mode.
Reading KBDR device register

1. Keypress 'c':
KBDR <== x0063

Code executes LD:


2.
MAR <== FE02
ADDR <== MAR
3.
CTL <== MIO_R
4.
MDR <== KBDR
5.
Address
R0 <== MDR
Decode

DOES KBDR have new data?

===> check KB I/O CTL: status register

POLL:
LDI R1, KBSR
BRn Ready
BRnzp POLL
Ready:
LDI R0, KBDR
...
KBSR: .FILL xFE00
KBDR: .FILL xFE02
TRAP pseudonymn Description (PP, Append. A.4)
-------------- ---------- ---------------------------------------------------------
TRAP x25 HALT jump to OS w/ message, loops in OS forever.
TRAP x20 GETC one char input, keyboard data ==> R0[7:0] (clears R0 first).
TRAP x21 OUT one char output, R0[7:0] ==> display; ignores big-end byte, R0[15:8].
TRAP x22 PUTS string output, Mem[R0++] ==> display until x0000. 1 char per word.
TRAP x23 IN one char input w/ prompt, ala GETC.
TRAP x24 PUTSP same as PUTS, but packed (2 chars per word, little-end byte then big-end byte).

Non-Memory Mapped I/O (Intel x86 IA-32 and IA-64 ISAs)

--- Separate opcodes,

in R4, x0D
out R4, xC7

--- Separate address spaces,

Control-Bus signal:
0, access memory;
1, access I/O device (but uses same address wires)

You might also like