Design of A Low Cost BPSK Modulator/demodulator For A Practical Illustration of Digital Modulations
Design of A Low Cost BPSK Modulator/demodulator For A Practical Illustration of Digital Modulations
Design of A Low Cost BPSK Modulator/demodulator For A Practical Illustration of Digital Modulations
Abstract : Teaching the digital transmission techniques- like other fields of electronic- is not always easy : There is
classically theoretical courses and practical lessons. The link between the two is often the most important difficulty
that appears for the students. An abundant literature on digital wireless, including high mathematical level approaches
is available; since a few years, theoretical courses are easily illustrated by the 2D computer simulations. But simple
descriptions or analysis are rarely found and simulations do not replace a concrete true design. In order to improve
the efficiency of our teaching, we present here a practical and pedagogical low cost BPSK modulator/demodulator
model kit to teach modulation during practical lessons.
1 Introduction HF LO carrier
Since a few years, we observed some major frequency
changes in student’s behaviour in our engineer school: LO carrier receiver
They are less interested in theory and “reject” all frequency
emitter
are helpful and “funny to use”, they do not fit Serial digital signal
Clock rate interface
junction
perfectly the behaviour of a true circuit. The use of recovery
Fig 3 : Modulation BPSK We obtain then at the output a two level signal: 1/2
AB and -1/2A.B corresponding to the two level of the
The shape of the modulated signal spectrum looks NRZ emitted code.
sin(f .Tb)
like a classical cardinal sinus A. centred To demodulate the signal, it is obviously necessary to
f .Tb reconstitute locally the carrier wave one not presents
on IF frequency as indicated in figure 4. in the emitted spectrum. That can be carried out
according to two principles: rise squared in carrying
BPSK Modulated signal spectrum
or Costas loop [10 ]: we chose to use the first, simpler
of approach, the Costas loop being approached in a
more complete handling on modulation QPSK. The
Bandwidth =2/Tb
signal modulated received BPSK is applied
carrier simultaneously to the 2 entries of a multiplier. At the
F.I -1/Tb I.F+1/Tb output, one finds the product:
frequency f
I.F Cos2t or Cos2 (t + ), depending on carrier
phase.
Fig 4 : BPSK modulated signal spectrum
As Cos2 a = (1+cos 2a)/2, it results from it a DC
Around 90% of the total energy is contained in the voltage and a signal at frequency 2 without phasing.
main lobe. A simple filtering and a division by 2 are enough to
restore locally the carrier wave in phase with the
emitted IF carrier.
2.3 BPSK demodulation principle The corresponding block diagram is given in figure 6.
The demodulation is known as coherent when that
one has with the reception a local oscillator multiplier
synchronized in frequency and phase with the emitted BPSK signal L.P
frequency. Filter Demodulated
NRZ signal
multiplier multiplier
Filter
BPSK modulated signal L.P Selective
2Fp
filter NRZ signal
and %2 Filter Fp
service. 4070
6
J2
5 1 9 13 9 13 5 1
S
D Q D Q D Q D Q
3 11 11 3 séquence 15b
CLK CLK CLK CLK
2 12 12 2
R
4
10
10
4
4013 4013 4013 4013
FPGA. This generator drives the IF 455 kHz Fig 8 : Pseudo random generator principle
modulator whose essential component is an analogical
multiplier AD 835. The more important the number of D latches used is,
The 455kHz carrier wave is generated by a sinusoidal the longer the random pseudo sequence will be and
integrated oscillator MAX038 which can be possibly the spectrum observed nearer to reality. In our case,
replaced by an oscillator with door and with ceramic we used 8 D latches and a sequence of 219 bits was
resonator 3,64 MHz, a divider by 8 with D latches selected. Its length is sufficient to obtain a "quasi"
and one ceramic filter narrowband, tuned on 455 Khz, continuous spectral concentration. The generator can
for more stability. be designed starting from discrete D latches or
The modulator is directly connected to the integrated in a small standard XILINX XC 9572
demodulator primarily made up of a multiplier programmed under "HDL designer" for example.
AD835. The recovery of carrier frequency is it also
based on multiplier AD835 wired as a squared
associated with a divider by 2 and one filter ceramic 2.7 Scrambler /Descrambler
SFZ 455 A. The demodulated signal is given in form To better match the reality of a modulation system,
by a fast comparator AD790 then a simple logical we integrated a scrambler/descrambler whose role is
gate. double: to code information and to increase the
number of transitions in the signal to facilitate the
emitter receiver
demodulator recovery of the binary rate in the receiver.
data sync shaper
U3:A
2
3
1
4070 J3
modulator S embrouillée
U3:B U1:A U1:B U2:A U2:B
filter
6
8
5
J2 4 5 1 9 13 5 1 9 13
S
S
D Q D Q D Q D Q
6
3 11 3 11
CLK CLK CLK CLK
entrée série 4070
2 12 2 12
carrier recovery Q Q Q Q
R
R
4
10
10
4013 4013 4013 4013
J1
data clock horloge bit
scrambler
Because of the differences in power supply voltages M(n)= E(n) [Q3(n) Q4(n)] (6)
between circuits, a voltage level adaptation is
necessary between Xilinx and the other circuits. or :
In the two following paragraphs, we detail the M(n) = E(n) [Q2(n-1) Q3(n-1) (7)]
constitution of the blocks integrated in a CPLD.
Then :
2.6 Pseudo random pulse train generator M(n) = E(n) [Q1(n-2) Q2(n-2)] (8)
In order to observe the characteristics of the
modulated signal, we included in the design, a digital
And finally :
pulse train generator [ 4 ] which simulates the data to
be transmitted, based on the following diagram of
figure 8. M(n) = E(n) [M(n-3) Q1(n-3)] (9)
Where E is the input and Qn, are the outputs of the the components, we propose also a simple filter RC
different latches. which will already make it possible to the pupils to
include/understand and compare the effect of these
It yields: filters on the signal and the obstruction spectral. The
selection of one or other filter is done by a simple
M(n)=E(n) [M(n-3) M(n-4)] (10)
switch.
The descrambler looks almost like the scrambler
(figure 10).
3
U3:A
2
2.9 Main components
5
U3:B
4
4070
1
4070 U1:A U1:B U2:A U2:B Sortie désembouillée components and their suppliers:
6
8
J2
5 1 9 13 5 1 9 13
S
S
D Q D Q D Q D Q
entrée série 3 11 3 11
CLK CLK CLK CLK
2 12 2 12
Q Q Q Q
R
R
AD835 multiplier Analog Devices
4
10
10
J1
horloge bit
SFZ 455 A ceramic Filter Murata
Fig 10 : Descrambler MAX038 oscillator Maxim
XC 9572 Xilinx
With M applied to the input of the descrambler, we AD790 comparators Analogue Devices
can write the logical equation at the nth period of LT 1164-7 (linear phase filter ) Linear Technology
clock between the output S and the input : CD 4060, CD 4013, 4011 latches and gates
LM 7805, 7505, 337 et 317 power supply regulator
S(n)=M(n) [M(n-3) M(n-4)] (11)
Finally :
trace 1
S(n)= E(n) (15)
D14
The descrambler-scrambler system is known as auto D15
synchronizing: After a maximum of n period, (with n
= a number of latches stages, here 4), the system is Zoom trace 1
locked and the exit of the descrambler restores the
signal accurately. The unit must be correctly
initialized with the powering to avoid any blocking of
the D latches. Fig 11 : BPSK modulated signal BPSK
One checks on figure 13, the widening of the The modulating signal then takes the form given on
principal lobe proportionally to the increase in the figure 14 (run/stop mode, infinite persistence), and
baud rate [ 9 ]. the lobes secondary become almost non-existent.
References
[1] Ph. Dondon “ Cours internes de faisceaux
hertziens numériques société T.R.T. “ 1989
Fig. 17 : Eye diagram [2] B. Escrig “ Cours systèmes de communications
numériques “ ENSEIRB 2003
In the opposite case (no vector analyser available), the [3] F. de Dieuleveult “ Electronique appliquée aux
constellation can also be observed on a simple hautes fréquences “ édition DUNOD Paris, 1999
oscilloscope in X,Y mode. ISBN 2100040901
[4] P.Kadionik Personal ENSEIRB WEB site :
http://www.enseirb.fr/~kadionik
[5] Agilent application note n° 1298 “ Digital
4. Possible improvements Modulation in Communications Systems - An
The design and the use of these low cost models , (cf Introduction”
photograph of figure 18) constitute above all, an [6] John G Proakis “Digital Communications“ ed. Mc
initiation with the numerical modulation and a Graw Hill
practical complement with the theoretical lesson: the [7] A.Glavieux, M.Joindot “Communications
reaction of the receiver in the presence of a noisy numériques “ Editions MASSON Paris
transmission channel, the measurement of error rate [8] Linear technology Application note LT1164-7
[9] Hikmet Sari, Transmissions des signaux
and the oscillators jitter, the extraction of the binary numériques, E-7100, vol E, Techniques de
rate (clock recovery) in reception are currently not l’ingénieur, Paris
presented on the model, but that can constitute an [10] Application note n° HSAP2031
evolution or a later possible extension. HYPERCEPTION “Costas Loop Implementation with
Hypersignal Block Diagram/RIDE “