D D D D D D D: Description/ordering Information

Download as pdf or txt
Download as pdf or txt
You are on page 1of 19

 



    
   
  
SCLS007D − MARCH 1984 − REVISED AUGUST 2003

D Wide Operating Voltage Range of 2 V to 6 V SN54HC540 . . . J OR W PACKAGE


SN74HC540 . . . DB, DW, N, NS, OR PW PACKAGE
D High-Current 3-State Outputs Drive Bus (TOP VIEW)
Lines Directly or Up To 15 LSTTL Loads
D Low Power Consumption, 80-µA Max ICC OE1 1 20 VCC
D Typical tpd = 8 ns A1 2 19 OE2
D ±6-mA Output Drive at 5 V A2 3 18 Y1
A3 4 17 Y2
D Low Input Current of 1 µA Max
A4 5 16 Y3
D Data Flow-Through Pinout (All Inputs on A5 6 15 Y4
Opposite Side From Outputs) A6 7 14 Y5
A7 8 13 Y6
description/ordering information A8 9 12 Y7
These octal buffers and line drivers feature the GND 10 11 Y8
performance of the popular ’HC240 series and
offer a pinout with inputs and outputs on opposite SN54HC540 . . . FK PACKAGE
(TOP VIEW)
sides of the package. This arrangement greatly

OE1

OE2
VCC
facilitates printed circuit board layout.

A2
A1
The 3-state control gate is a 2-input NOR. If either
output-enable (OE1 or OE2) input is high, all eight 3 2 1 20 19
A3 4 18 Y1
outputs are in the high-impedance state. The A4 17 Y2
5
’HC540 devices provide inverted data at the A5 16 Y3
6
outputs.
A6 7 15 Y4
A7 8 14 Y5
9 10 11 12 13

A8

Y8
Y7
Y6
GND
ORDERING INFORMATION
ORDERABLE TOP-SIDE
TA PACKAGE†
PART NUMBER MARKING
PDIP − N Tube of 20 SN74HC540N SN74HC540N
Tube of 25 SN74HC540DW
SOIC − DW HC540
Reel of 2000 SN74HC540DWR
SOP − NS Reel of 2000 SN74HC540NSR HC540
−40°C to 85°C
SSOP − DB Reel of 2000 SN74HC540DBR HC540
Tube of 70 SN74HC540PW
TSSOP − PW Reel of 2000 SN74HC540PWR HC540
Reel of 250 SN74HC540PWT
CDIP − J Tube of 20 SNJ54HC540J SNJ54HC540J
−55°C
−55 C to 125
125°C
C CFP − W Tube of 85 SNJ54HC540W SNJ54HC540W
LCCC − FK Tube of 55 SNJ54HC540FK
SNJ54HC540FK
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


 
  !" # $%&" !#  '%()$!" *!"&+ Copyright  2003, Texas Instruments Incorporated
*%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"#
 '*%$"# $')!" " 1 2 !)) '!!&"&# !& "&#"&*
#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*& %)&## ",&.#& "&*+
 !)) ",& '*%$"# '*%$"
"&#"0  !)) '!!&"&#+ '$&##0 *&# " &$&##!)/ $)%*& "&#"0  !)) '!!&"&#+

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


  

    


   
  
SCLS007D − MARCH 1984 − REVISED AUGUST 2003

FUNCTION TABLE
(each buffer/driver)
INPUTS OUTPUT
OE1 OE2 A Y
L L L H
L L H L
H X X Z
X H X Z

logic diagram (positive logic)


1
OE1
19
OE2

2 18
A1 Y1

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±35 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±70 mA
Package thermal impedance, θJA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


  

    
   
  
SCLS007D − MARCH 1984 − REVISED AUGUST 2003

recommended operating conditions (see Note 3)


SN54HC540 SN74HC540
UNIT
MIN NOM MAX MIN NOM MAX
VCC Supply voltage 2 5 6 2 5 6 V
VCC = 2 V 1.5 1.5
VIH High-level input voltage VCC = 4.5 V 3.15 3.15 V
VCC = 6 V 4.2 4.2
VCC = 2 V 0.5 0.5
VIL Low-level input voltage VCC = 4.5 V 1.35 1.35 V
VCC = 6 V 1.8 1.8
VI Input voltage 0 VCC 0 VCC V
VO Output voltage 0 VCC 0 VCC V
VCC = 2 V 1000 1000
∆t/∆v Input transition rise/fall time VCC = 4.5 V 500 500 ns
VCC = 6 V 400 400
TA Operating free-air temperature −55 125 −40 85 °C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless


otherwise noted)
TA = 25°C SN54HC540 SN74HC540
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN MAX MIN MAX
2V 1.9 1.998 1.9 1.9
IOH = −20 µA 4.5 V 4.4 4.499 4.4 4.4
VOH VI = VIH or VIL 6V 5.9 5.999 5.9 5.9 V
IOH = −6 mA 4.5 V 3.98 4.3 3.7 3.84
IOH = −7.8 mA 6V 5.48 5.8 5.2 5.34
2V 0.002 0.1 0.1 0.1
IOL = 20 µA 4.5 V 0.001 0.1 0.1 0.1
VOL VI = VIH or VIL 6V 0.001 0.1 0.1 0.1 V
IOL = 6 mA 4.5 V 0.17 0.26 0.4 0.33
IOL = 7.8 mA 6V 0.15 0.26 0.4 0.33
II VI = VCC or 0 6V ±0.1 ±100 ±1000 ±1000 nA
IOZ VO = VCC or 0 6V ±0.01 ±0.5 ±10 ±5 µA
ICC VI = VCC or 0, IO = 0 6V 8 160 80 µA
Ci 2 V to 6 V 3 10 10 10 pF

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3


  

    


   
  
SCLS007D − MARCH 1984 − REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, CL = 50 pF


(unless otherwise noted) (see Figure 1)
FROM TO TA = 25°C SN54HC540 SN74HC540
PARAMETER VCC UNIT
(INPUT) (OUTPUT) MIN TYP MAX MIN MAX MIN MAX
2V 35 100 149 125
tpd A Y 4.5 V 10 20 30 25 ns
6V 8 17 25 21
2V 75 150 224 188
ten OE Y 4.5 V 15 30 45 38 ns
6V 13 26 38 32
2V 40 150 224 188
tdis OE Y 4.5 V 18 30 45 38 ns
6V 17 26 38 32
2V 28 60 90 75
tt Y 4.5 V 8 12 18 15 ns
6V 6 10 15 13

switching characteristics over recommended operating free-air temperature range, CL = 150 pF


(unless otherwise noted) (see Figure 1)
FROM TO TA = 25°C SN54HC540 SN74HC540
PARAMETER VCC UNIT
(INPUT) (OUTPUT) MIN TYP MAX MIN MAX MIN MAX
2V 60 150 224 188
tpd A Y 4.5 V 15 30 45 38 ns
6V 13 26 38 32
2V 100 200 298 250
ten OE Y 4.5 V 20 40 60 50 ns
6V 17 34 51 43
2V 45 210 315 265
tt Y 4.5 V 17 42 63 53 ns
6V 13 36 53 45

operating characteristics, TA = 25°C


PARAMETER TEST CONDITIONS TYP UNIT
Cpd Power dissipation capacitance per buffer/driver No load 35 pF

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


  

    
   
  
SCLS007D − MARCH 1984 − REVISED AUGUST 2003

PARAMETER MEASUREMENT INFORMATION


VCC
PARAMETER RL CL S1 S2

S1 tPZH 50 pF Open Closed


Test or
ten 1 kΩ
Point RL tPZL Closed Open
From Output 150 pF
Under Test
tPHZ Open Closed
CL tdis 1 kΩ 50 pF
S2 tPLZ Closed Open
(see Note A)
50 pF
tpd or tt −− or Open Open
150 pF
LOAD CIRCUIT

VCC
Input 50% 50%
0V
tPLH tPHL

In-Phase VOH
90% 90%
Output 50% 50%
10% 10% V
OL
tr tf Output
Control VCC
tPHL tPLH
VOH (Low-Level 50% 50%
Out-of-Phase 90% 90% Enabling) 0V
50% 50%
Output 10% 10% tPZL tPLZ
VOL
tf tr Output ≈VCC ≈VCC
Waveform 1 50%
VOLTAGE WAVEFORMS
(See Note B) 10% VOL
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
tPZH tPHZ
VCC Output VOH
Input 90% 90% 90%
50% 50% Waveform 2 50%
10% 10% 0 V
(See Note B) ≈0 V
tr tf

VOLTAGE WAVEFORM VOLTAGE WAVEFORMS


INPUT RISE AND FALL TIMES ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. CL includes probe and test-fixture capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5


PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)

JM38510/65710BRA ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
65710BRA
M38510/65710BRA ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
65710BRA
SN54HC540J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 SN54HC540J

SN74HC540DW ACTIVE SOIC DW 20 25 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540


& no Sb/Br)
SN74HC540DWE4 ACTIVE SOIC DW 20 25 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540DWG4 ACTIVE SOIC DW 20 25 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540DWR ACTIVE SOIC DW 20 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540DWRE4 ACTIVE SOIC DW 20 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540N ACTIVE PDIP N 20 20 Pb-Free CU NIPDAU N / A for Pkg Type -40 to 85 SN74HC540N
(RoHS)
SN74HC540NE4 ACTIVE PDIP N 20 20 Pb-Free CU NIPDAU N / A for Pkg Type -40 to 85 SN74HC540N
(RoHS)
SN74HC540NSR ACTIVE SO NS 20 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540PW ACTIVE TSSOP PW 20 70 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540PWR ACTIVE TSSOP PW 20 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SN74HC540PWT ACTIVE TSSOP PW 20 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 HC540
& no Sb/Br)
SNJ54HC540J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 SNJ54HC540J

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.

Addendum-Page 1
PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC540, SN74HC540 :

• Catalog: SN74HC540
• Military: SN54HC540

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

Addendum-Page 2
PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2018

• Military - QML certified for Military and Defense Applications

Addendum-Page 3
PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

TAPE AND REEL INFORMATION

*All dimensions are nominal


Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN74HC540DWR SOIC DW 20 2000 330.0 24.4 10.8 13.3 2.7 12.0 24.0 Q1
SN74HC540NSR SO NS 20 2000 330.0 24.4 8.4 13.0 2.5 12.0 24.0 Q1
SN74HC540PWT TSSOP PW 20 250 330.0 16.4 6.95 7.1 1.6 8.0 16.0 Q1

Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

*All dimensions are nominal


Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74HC540DWR SOIC DW 20 2000 367.0 367.0 45.0
SN74HC540NSR SO NS 20 2000 367.0 367.0 45.0
SN74HC540PWT TSSOP PW 20 250 367.0 367.0 38.0

Pack Materials-Page 2
PACKAGE OUTLINE
DW0020A SCALE 1.200
SOIC - 2.65 mm max height
SOIC

10.63 SEATING PLANE


TYP
9.97
PIN 1 ID 0.1 C
A
AREA
18X 1.27
20
1

13.0 2X
12.6 11.43
NOTE 3

10
11
0.51
20X
7.6 0.31 2.65 MAX
B 0.25 C A B
7.4
NOTE 4

0.33
TYP
0.10

0.25
SEE DETAIL A GAGE PLANE

1.27 0.3
0 -8 0.40 0.1

DETAIL A
TYPICAL

4220724/A 05/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

www.ti.com
EXAMPLE BOARD LAYOUT
DW0020A SOIC - 2.65 mm max height
SOIC

20X (2) SYMM

1
20

20X (0.6)

18X (1.27)

SYMM

(R0.05)
TYP

10 11

(9.3)

LAND PATTERN EXAMPLE


SCALE:6X

SOLDER MASK METAL UNDER SOLDER MASK


METAL OPENING
OPENING SOLDER MASK

0.07 MAX 0.07 MIN


ALL AROUND ALL AROUND

NON SOLDER MASK SOLDER MASK


DEFINED DEFINED

SOLDER MASK DETAILS


4220724/A 05/2016
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com
EXAMPLE STENCIL DESIGN
DW0020A SOIC - 2.65 mm max height
SOIC

20X (2)
SYMM
1
20

20X (0.6)

18X (1.27)

SYMM

10 11

(9.3)

SOLDER PASTE EXAMPLE


BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.

www.ti.com
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated

You might also like