Protecting Fly Backs Against Short Circuits
Protecting Fly Backs Against Short Circuits
Protecting Fly Backs Against Short Circuits
I
n any off-line flyback converter design, it is possible that IC with internal current sensing is tripping the overcurrent
the output eventually will be shorted by some event, be comparator circuit and shutting the MOSFET off as fast as
it customer error or a catastrophic failure downstream. possible, as well as surviving a few pulse-by-pulse current
Designers are increasingly using integrated power limit cycles without overstressing the MOSFET. It is the time
switches that offer the additional benefits of space and that it takes to realize a short has occurred and turn off the
cost savings of combining the MOSFET and controller ICs in MOSFET that requires careful consideration in the design.
one package. In these circuits, as in any other, the short-circuit
condition must be safely accommodated by the design. Determining Shutdown Time
Figs. 1 and 2 show a basic schematic and the critical wave- The pulse-by-pulse shutdown mechanism takes time.
forms associated with a discontinuous-conduction-mode From the time the overcurrent threshold is passed to the
flyback converter design, respectively. The key to short- time the MOSFET is turned off is the minimum on-time.
circuit protection using an integrated MOSFET/controller For example, with Fairchild Semiconductor’s Fairchild Power
Switch (FPS) IC, this is effectively the
��� total propagation delay plus the MOSFET
�
�� �� switching time. As it relates to minimum
���
����������� on-time, the data sheet of this product
� ��� points out a couple of typical values
�� �� ��
�� �� �� that don’t necessarily spell out the total
�� ���� ����
��
���
�
���������� �� ������� minimum on-time. These values are the
� � leading-edge blanking time and turn-off
� ��� � �
�
� ���� delay time.
�
� �� ��
��� � Leading-edge blanking is often used
� �� �� to blank the leading edge of the sensed
current. This avoids false overcurrent
� ��
�� �� �� trips due to gate-drive currents or hard
��
������� switching at the drain. Turn-off delay is
� ��
�
��
an inclusive term used to capture logic
�� � � delays, current-sense delays and switch-
�� ing delays. Since the MOSFET and driver
��
are internal, the MOSFET switching times
������ �� and driver output currents are not speci-
fied. This makes it difficult to correlate the
MOSFET and/or driver contribution to
Fig. 1. This discontinous-conduction-mode flyback converter with peak current-mode control minimum on-time.
is centered on an integrated Fairchild Power Switch with MOSFET current-sensing and over- Unfortunately, during the automated
current protection. testing of the IC, the test time and site-
900 Milik Street | P.O. Box 119 | Carteret, NJ 07008-0119 | T 732.969.0100 | www.fujipoly.com