1 Exp DLD LAB Logic Gates
1 Exp DLD LAB Logic Gates
1 Exp DLD LAB Logic Gates
P A
To implement and verify the working of a AND, OR, NOT, XOR, NAND and NOR gates using
EMONA – net CIRCUIT labs.
Procedure:
• Log into the EMONA-net CIRCUIT labs software using the user id and password.
• Out of the 12 columns available there select a column, left click and select binary counter
• Go to another column and select the desired gate
• Connect 2 terminals of the binary counter to the 2 input terminals of the gate
• Also connect the same 2 terminals of the binary counter to the CHA and CHB input
terminals
• Connect the output terminal of the gate to the CHC terminal
• Also give the voltage as 4V/div and timebase as 500milliseconds/div for clear
waveforms.
• Now we can see the output of the desired gate
AND GATE:
When both the inputs are high the output is high otherwise the output is low.
OR GATE:
If any one of the input is high the output is high otherwise the output is low.
NOT GATE:
The output is high if the input is low and the output is low if the input is high(the output is
the inversion of the input).
NAND GATE:
The output is low only if both the inputs are high otherwise the output is high
NOR GATE:
The output is high only if both the inputs are low otherwise the output is low.
XOR GATE:
The output is high if the inputs are different otherwise if the inputs are same the output is low.
All the gates except the not gate takes 2 inputs and gives one output while the not gate takes
only one input
RESULT:
The working of AND , OR , NOT , NOR, NAND and XOR gates has been verified using
EMONA – NET CIRCUIT LABS.