Gujarat Technological University: W.E.F. AY 2018-19
Gujarat Technological University: W.E.F. AY 2018-19
Gujarat Technological University: W.E.F. AY 2018-19
Bachelor of Engineering
Subject Code: 3151105
Semester V
SUBJECT NAME:VLSI Design
Rationale: This course will provide an opportunity to the students to learn about various topics of VLSI
such as MOSFET fabrication, its physics, and analysis as well as design of digital circuits using MOSFET
device. In laboratory part of this course, students will be given exposure to hardware description language
such as VHDL/Verilog for automated design of digital circuits. This subject is very important for the
students who would like to pursue their career in VLSI domain.
Content:
1 Introduction: 3 8
Overview of VLSI design methodology, VLSI design flow, Design
hierarchy, Concept of regularity, Modularity, and Locality, VLSI design
style, Design quality, package technology, introduction to FPGA and
CPLD, computer aided design technology.
2 Fabrication of MOSFET : 4 8
Introduction, Fabrication Process flow: Basic steps, C-MOS n-
WellProcess, Layout Design rules, full custom mask layout design.
3 MOS Transistor: 8 16
The Metal Oxide Semiconductor (MOS) structure, The MOS System
underexternal bias, Structure and Operation of MOS transistor, MOSFET
Current-Voltage characteristics, MOSFET scaling and small-geometry
effects, MOSFETcapacitances
4 MOS Inverters - Static Characteristics: 7 13
Introduction, Resistive load Inverter, Inverter with n-type MOSFET
load(Enhancement and Depletion type MOSFET load), CMOS Inverter
Bachelor of Engineering
Subject Code: 3151105
6 Combinational MOS Logic Circuits: 4 7
Introduction, MOS logic circuits with Depletion nMOS Loads, CMOS
logiccircuits, Complex logic circuits, CMOSTransmission Gates (TGs)
7 Sequential MOS Logic Circuits: 4 6
Introduction, Behavior of Bistable elements, The SR latch circuit,
Clockedlatch and Flip-flop circuit, CMOS D-latch and Edge-triggered
flip-flop
8 Dynamic Logic Circuits: 6 10
Introduction, Basic Principles of pass transistor circuits, Voltage
Bootstrapping, Synchronous Dynamic Circuit Techniques, CMOS
DynamicCircuit Techniques, High-performance Dynamic CMOS circuits
9 Chip I/P and O/P Circuits: 2 4
On chip Clock Generation and Distribution, Latch –Up and its Prevention
Note: This specification table shall be treated as a general guideline for students and teachers. The actual
distribution of marks in the question paper may vary slightly from above table.
Reference Books:
1. CMOS Digital Integrated circuits – Analysis and Design by Sung – Mo Kang, Yusuf Leblebici,
TATA McGraw-Hill Pub. Company Ltd.
2. Basic VLSI Design By Pucknell and Eshraghian, PHI,3rd ed.
3. Introduction to VLSI Systems by Mead C and Conway, Addison Wesley
4. Introduction to VLSI Circuits & Systems – John P. Uyemura
5. Fundamentals of Digital Logic Design with VHDL, Brown and Vranesic
6. FinFETs and Other Multigate Transistors. J. P. Colinge, Springer Publications
Course Outcomes:
Page 2 of 3
w.e.f. AY 2018-19
GUJARAT TECHNOLOGICAL UNIVERSITY
Bachelor of Engineering
Subject Code: 3151105
After learning the course the students should be able to:
List of Experiments:
Major Equipment/software:
Circuit simulator, FPGA/CPLD programming tool, Multimeter, Power supply, function generator,
oscilloscope
Page 3 of 3
w.e.f. AY 2018-19